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ABSTRACT
2-18 GHZ M M IC DISTRIBUTED AMPLIFIERS
Sanli Ergun
M.S. in Electrical and Electronics Engineering 
Supervisor: Prof, Dr. AbduUah Atalar 
26 January 1994
Using GaAs Monolithic Microwave Integrated Circuit (MMIC) technology 
three distributed amplifiers are realized. Two of these amplifiers employ single 
gate FETs and operate in the 2-18 GHz frequency range. They have 4.5 and
6.5 dB gain, respectively. The third amplifier utilizes cascode connected FETs. 
This amplifier operates in the 2-20 GHz range and has a gain of ~10 dB. All 
the three amplifiers have input and output return losses better than 10 dB. The 
isolation of the amplifiers with single gate FETs is better than 20 dB, whereas 
the cascode connection improves the isolation over 30 dB. The amplifiers are 
designed for a 50O-svstem. The simulations are made linearly, and the results 
match the theoretical work.
In the design of these amplifiers a more detailed method is used in which the 
artificial transmission lines are investigated and optimized in their frequency 
behaviour. Besides, to realize these amplifiers, a new parametrized cell library 
for GEC-Marconi’s F20 foundry process is created and utilized.
Keywords: MMIC, distributed amplifier, artificial transmission line, parametrized 
cell library
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ÖZET
2-18 GHZ DÜZEYİNDE M ONOLİTİK, TÜMLEŞİK 
DAĞITILM IŞ YÜKSELTİCİ DEVRELERİ
Sanlı Ergun
Elektrik ve Elektronik Mühendisliği Bölümü Yüksek Lisans 
Tez Yöneticisi: Prof. Dr. Abdullah Atalar 
26 Ocak 1994
Aynı tabana oturtulmuş (monolitik) mikrodalga tümleşik devreler uygu­
layımından yararlanılarak üç tane dağıtılmış yükseltici tasarlanıp üretilmiştir.
Bu yükselticilerden iki tanesi tek kapılı alan etkili transistörler kullanmakta 
olup, 2-18 GHz düzeyinde çalışmaktadırlar. Bu yükselticilerin kazancı, sırasıyla,
5 ve 6.5 dB seviyesindedir. Üçüncü yükseltici için ardarda bağımlı alan etkili 
transistörlerden yararlanılmıştır. Bu yükseltici 2-20 GHz seviyesinde çalışmakta 
olup, yaklaşık 10 dB kazancı vardır. Bütün üç tasarımın da giriş ve çıkış 
yansıma yitimleri 10 dB’den daha iyidir. Tek kapılı alan etkili transistörlerle 
yapılan tasarımlar 20 dB’den daha iyi bir yalıtım sağlarken, ardarda bağımlı 
alan etkili transistörlerin kullanıldığı tasarımda 30 dB’nin üstünde yalıtım elde 
edilmiştir. Yükselticiler 50 i î ’luk bir ortama göre tasarlanmıştır. Çözümlemeler 
doğrusal olarak yapılmıştır ve sonuçlar teorik çalışmalarla uyum içindedir.
Yükselticilerin tasarımında, yapay Hetişim hatlarının incelendiği ve frekansa 
göre davranışlarının eniyileştirildiği, daha ayrıntılı bir yöntem kullanılmıştır. 
Bunun yanında, yükselticileri gerçekleştirmek (yonga çizimlerinin yapılması) 
için, GEC-Marconi şirketinin F20 döküm işlemine dayanarak, yeni bir parametrik 
göze yordamlığı oluşturulmuş ve kullanılmıştır.
Anahtar kelimeler: aym tabana oturtulmuş mikrodalga tümleşik devreleri, dağıtılmış 
yükseltici, yapay iletişim hattı, parametrik göze yordamlığı
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Chapter 1
INTRODUCTION
Amplifiers, in general have a gain-bandwidth constraint. Distributed am­
plification was first proposed by PercivaJ in 1936 as an attempt to produce an 
amplifier without this usual constraint [1]. In those days electron-tubes were 
used as the active devices of these amplifiers. Recently, with the availability 
of good-quality microwave GaAs FETs, the distributed amplifier has again 
become popular.
When FETs are used as active devices, distributed amplification has the ca­
pability of adding each FET’s transconductance without adding their parasitic 
capacitances. This is accomplished by linking the parasitic input and output 
capacitances of the FETs by inductors to form artificial constant-k transmis­
sion lines. By terminating these lines b}'^  resistive loads, the unwanted signals 
are dissipated while the desired signals are added in-phase at the output of 
the amplifier. In order to have these signals added in-phase, the phase shifts 
of each section of the gate and drain lines must be carefully equalized. The 
general structure of a distributed amplifier is shown in Fig. 1.1.
When a signal is excited at the input terminal, a wave begins to propagate 
along the artificial gate line. The voltages appearing on the gate capacitance of 
each FET excites another wave on the artificial drain line due to the transcon­
ductance of each FET. This explains how the transconductances are added 
without adding FET’s parasitic capacitances. This kind of amplification is a 
very promising technique for very high performance amplifiers. The gate and 
drain lines can be designed to give 50ÎI for a very wide frequency range which 
means high input and output return losses. Besides, the relative insensitivity
1
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Figure 1.1: Basic structure of a distributed amplifier
of the amplifier performance to the variations of the circuit parameter, and the 
stable operation of these amplifiers make them very attractive. The gain and 
isolation properties of these amplifiers depend mostly on the device you use 
and are usually very good. Already 2-20 GHz decade band amplification with 
30-DB gain [2], 2-18 GHz band amplification with 6.3 DB 0.5 DB gain [5], 
2-18 GHz band amplification with 6 DB ^  1 DB gain [6], 2-20 GHz amplifica­
tion with ~24 DB gain [7], 5-60 GHz amplification with 12 DB ^  1 DB gain
[8] have been obtained. The amplifier topology is almost the same for all. The 
performance variations come from the variations in the types of devices used 
and the number of stages engaged.
In this work, the general design method of a distributed amplifier is inves­
tigated, and a given class of MESFETs are analysed to see their amplification 
performances.
Chapter 2
GaAs MESFET and THEIR LINEAR  
MODELING
2.1 GaAs M M IC
In the last 20 years Microwave Integrated Circuits(MIC) have gained exten­
sive popularity in many applications and have been upgraded from laboratory 
researches to qualified military and commercial hardware in production, due 
to the advancement in the development of microwave solid state devices. Fur­
ther, in the last decade, the concept of building a microwave “system on a 
chip” (pioneered in low-frequency silicon IC technology), where the effect of 
bond-wire parasitics can be minimized and the use of discrete elements can be 
avoided, is becoming real in monolithic MICs(MMIC).
Microwave Integrated Circuits can be divided into two categories, namely 
hybrid MICs and monolithic MICs. In the h}’^ brid technology, the distributed 
elements are fabricated, using thin or thick-film technology, on the substrate. 
These distributed elements are generally fabricated using single-level metalliza­
tion. The lumped elements are fabricated, by using multilevel deposition and 
plating techniques, onto the substrate or attached to it in chip form. The solid 
state devices are added to the substrate discretely. In the MMIC technology, 
all active and passive circuit elements and interconnections are formed into 
bulk, or onto the surface of a semi-insulating substrate by some deposition 
scheme such as epitaxy, ion implantation, sputtering, evaporation, diffusion, 
or a combination of these processes. So, in fact, MMIC technology is a multi­
layer deposition process, which makes it very expensive, compared to hybrid 
technology. But, monolithic MICs have the capability to be fabricated in large 
quantities which decreases the cost per unit chip. Hybrid MICs are mostly
labor-intensive, and it is hard to fabricate them in large quantities.
Microwave Integrated Circuits usually find applications in space-borne sys­
tems which make their size and weight important. In this aspect, monolithic 
MICs have an obvious advantage and are preferred. This advantage is due to 
the fact that, circuit elements in MMICs are well-defined and in compact form. 
They can be made as small as the technology allows. On the other hand, this 
property hinders circuit tweaking and repairing, which is the most important 
disadvantage of MMICs against hybrid MICs. Lastly, the design flexibility and 
the broadband performance -due to the absence of bond wires and discrete 
elements- are the flashing advantages of MMICs, which give them this large 
popularity against hybrid MICs, especially for the last decade.
The first MMIC result was reported in 1964 [9]. It was based on silicon 
technology. But the results were not promising, due to the low resistivity of 
silicon substrate. In 1968 Mehal and Wacker [10] attempted to fabricate a 
94 GHz receiver front-end using semi-insulating GaAs substrate. The results 
were again dissapointing due to the lack of high-temperature technology re­
quired for GaAs. Since mid 1970s MMIC technology did not improve, mainly 
because o f the absence of an optimum processing. In 1976, Pengelly and Turner 
reported an X  band amplifier based on GaAs MESFET [11]. The results were 
very encouraging. After that, due to the rapid development of GaAs technology 
and MESFETs, excellent performance of the GaAs substrate, and the fabri­
cated chips, many results were reported and MMIC researches have become 
very popular. [19]
Good performance of MMICs is mostly because of the excellent performance 
of GaAs as a substrate. In fact, there are several substrate materials used for 
MMICs. Some of them are silicon, silicon-on-sapphire(SOS), GaAs, and InP. 
The reason why GaAs is preferred as a substrate, can be seen when their 
electrical and physical characteristics are compared. [19] Table 2.1.
Bulk Si MMIC technology is based on the bipolar transistor and is usable 
to S band. For SOS MMIC technology the basic active device is a silicon 
MESFET. The maximum operating frequency for a l//m  gate-length MESFET 
is about 6 GHz. If GaAs is used, the maximum operating frequency of the same 
MESFET is about 15 GHz. With shorter gate-length, MESFETs operating up 
to 100 GHz can be produced. FETs up to 60 GHz have already been reported. 
From these, the popularity of GaAs FETs can be explained by their higher 
frequency of operation and versatility. InP has the capability of operation at 
higher frequencies, but they had not been able to reach the performance of
Properties Si SOS GaAs InP
Semi-Insulating No Yes Yes Yes
Resistivity(fi-cm) 10  ^ - 10® > lO^ »^ 10  ^ - 10^ ~  10^
Dielectric Constant 11.7 11.6 12.9 14
Electrical Mobility 
(cm ^ /(y  X Sec))
700 700 4300 3000
Saturation electrical 
velocity (cm /sec)
9 X 10® 9 X 10® 1.3 X 10^ 1.9 X 10^
Radiation Hardness Poor Poor Very Good Good
Density (gm/cm^) 2.3 3.9 5.3 4.8
Thermal Conductivity 
(W /cm -°C )
1.45 0.46 0.46 0.68
Operating Temperature
(°C) _
250 250 350 300
Handling Very Good Excellent Good Poor
Cost (2 in. diameter) $ 15 $ 50
(base sapphire)
$ 100 $ 300
Table 2.1: Comparison of some common processes with GaAs
GaAs due to the low Schottky-barrier height of metals on n-type InP, and the 
high cost of the InP process.
2.2 M ESFET operation
A metal-semiconductor field-effect transistor (MESFET) is a kind of JFET 
{junction field-effect transistor) in which the p-n junction is replaced by a 
Schottky junction. So a MESFET operates essentially in the same manner as 
a JFET. A typical cross-sectional structure of a MESFET is shown in Fig. 2.1.
Most MESFET devices are depletion-mode devices, which means that for 
zero voltage between the gate and the channel, a conductive channel exists 
between source and drain. Reverse biasing the Schottky diode increases the 
depletion region width associated with the diode, resulting in a decrease in the 
volume of the channel between the drain and source. In effect, the volume 
of the channel, and thus the current flowing between drain and source can be 
modulated with the voltage applied to the gate. If the reverse bias voltage on 
the Schottky junction is increased, there will be a point where the depletion 
region covers the whole conducting channel. This voltage, where the whole 
channel disappears is called the pinch-off voltage, Vj>. Note that, the source
Source Gate Drain
Conducting
Channel
Ohmic Contact /  Schottky Contact
Depletion Region
Semi-Insulating
Substrate
typically 
~0.1-0.3 
microns
can be 
several 
100 microns 
thick
Figure 2.1: typical cross-sectional structure of a MESFET
terminal is always at zero potential, and is a positive voltage. In other words 
the channel pinches off when Vga < —Vp. This potential, that causes the whole 
channel to be depleted, is also called the saturation field.
When the reverse-bias voltage at the gate is kept fixed and below pinch-off, 
and Vds is increased to a positive value, gate to channel voltage will increase on 
the drain side, resulting in an increase in the depletion width and a decrease 
in the channel width, on the drain side. This is clearly seen in Fig. 2.1.
When Vds is increased further, the channel will get narrower, and there 
will be a point where the depletion region on the drain side covers the whole 
channel, in other words, the channel on the drain side reaches the saturation 
field first. But, there is still a channel on the source side, as seen in Fig. 2.2. 
Note that, at point x, where the channel has just reached the saturation field, 
the channel to gate voltage must be equal to Vp. That is,
14 -  Vgs = Vp, implying
v; =  14 + 14-
Since there is a potential difference between point x and source, and a conduct­
ing channel, although some portion of the channel have reached the saturation 
field, a current flows between drain and source terminals. Keeping Vds constant 
and varying Vgs, varies the depletion width and thus the volume of the existing 
channel. So the current still can be modulated with the signal applied to the
y . = Vp +  Vgs
Sem i-Insulating
Substrate
C on ducting
Channel
D ep letion  R eg ion
Figure 2.2: typical cross-sectional structure of a MESFET after pinch-off
gate. Keeping Vga constant and varying Vis moves the point x between source 
and drain, extending or shortening the channel length. This, in effect, increases 
or decreases the amount of current flowing between drain and source, but this 
is usually a very small effect. Roughly, we can say that Vis does not effect the 
current flow, and the charges are injected through the depleted region of the 
channel. If Vgs is decreased to I^, then the all the channel will be effected by 
the saturation field, and as 14 will be OV in this case, there will be no current 
flow, whatever Vis is·
Basically, the current flowing through the source and drain terminals, /¿5, 
is controlled by the gate and drain voltages. If the channel has not reached 
the saturation field anywhere, then the channel volume, thus its resistance, is 
controlled by both gate and drain voltages. That is, the channel is a voltage 
controlled resistor and the drain voltage is the source of current through the 
channel. This is called the linear operation {Vis < Vp +  14*)·*
liVis ~> Vp -\· Vgsi the conducting channel is cut at the drain side, which 
means high impedance. There is still current flowing between the drain and 
source terminals which is controlled by Vgs^  as mentioned above. Vis only a 
slight control on this current due to the movement of point x with varying 14,, 
which is usually negligible. This is called the saturation of the MESFET(I4s > 
Vp -f I4 j). Typical current-voltage characteristic of a MESFET can be seen in 
Fig. 2.3. These curves and the following approximate equations explains the
'The linear region mentioned here has nothing to do with linearity, it is also called the 
non-saturation region.
operation of a MESFET well enough.
h. = 20{(V„ + V,)Vj. -  S ) Vi. < V„ + V, (2 .1 )
Id,=HV„+V,y{l+\Vi,)tanh(aVj,) Vi, > VJ, + K, (2.2)
When an enough positive voltage is applied to the gate, the Schottky diode 
turns on, and the junction begins to conduct. Then, a MESFET is no more a 
transistor.
2.3 Biasing and Linear modeling of MESFETs
When the MESFET is biased such that it’s in non-saturation -this is accom­
plished by applying a Vga voltage higher than the pinch-oiF voltage and lower 
than the turn on voltage of the Schottky diode, and a Vj, voltage that is small 
enough to satisfy Vj, <  Vj, +  - the channel can be viewed as a nonlinear
resistor. The value of this resistor is determined by the value of Vgg and Vds- 
If an additional AC signal is applied to the gate, with the previous discussion.
the value of the resistance is modulated around a DC value (dependent on DC 
voltages applied) with the frequency of the signal. This modulation is non­
linear, but can be considered as linear if the amplitude of the applied signal is 
small enough.
In non-saturation, a MESFET does not make sense in amplification pur­
poses, as its output impedance is very low. In saturation, we have a different 
situation. As some part of the channel is depleted, the impedance between the 
drain and source terminals is very high. On the other hand, the resistance of 
the non-depleted channel is primarily determined by and the voltage at 
point X is fixed at V -^f- V^ s· So, there is still a current flowing through the chan­
nel, which is controlled by Vgs and is independent of Vj*. Thus, we can model 
the channel as a voltage controlled current source. The slight dependence of 
Ids on Vds can be modeled as a parallel resistance to the current source. If an 
additional AC signal is applied to the gate, the current Ids is modulated with 
the signal frequency in a non-linear fashion. This current Ids can be viewed as 
a DC term, IdsQ·, plus an AC term ids- If the signal level applied to the gate is 
small enough, then the modulation can be considered as linear, then IdsQ will 
be determined by the DC voltage applied to the gate, and the amplitude of 
ids will be determined by the amplitude of the signal applied to the gate. The 
linear relationship between ids and Ugs is called the small-signal transconduc­
tance of the MESFET, which is the re<ison for the gain. This transconductance 
depends on the depletion region width. If the depletion region is narrow, it 
is more sensitive to variations in V j^, which means a high transconductance, 
or vice versa. This means that the transconductance of the MESFET is also 
determined by
The depletion region under the gate metal is, in fact, a capacitive effect 
and an accumulation of positive charges. So, the gate can be modeled as a 
capacitor, whose value is determined by Vgs· Also, due the finite conductance 
of the gate metallisation and the contacts, there exists a small resistance in 
series with the capacitor. Although this resistance is small, later we will see 
that it is quite effective. This capacitor is labeled as Cgs and the resistance as 
Ri- Vgs voltage, controlling the Ids current, is, in fact, the voltage across this 
Cgs capacitor.
A similar capacitance, Cdg exists between drain and gate terminals, which 
is much smaller than Cgs due to the high reverse bias of the junction at that 
side. Another capacitive effect exist between drain and source terminals, mostly 
because of the fringing fields, Cds- Besides these, all the terminals have contact 
resistances and metallization inductances. All these can combined to form the
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linear model of a MESFET, as shown in Fig. 2.4. This model is the most 
common and most straight-forward model. It can further be improved by 
adding the higher order effects, which are dominant at very high frequencies. 
But, for a very wide frequency range, up to 25 GHz, this model is valid. Note 
that, this model is a linear model, and not valid for large signal applications. 
Further knowledge about non-linear modeling can be obtained from the M.S. 
Thesis work of Ferit Oztiirk [13].
The element values in this model can be determined theoretically. But usu­
ally a different method is used. Measurements are made on the same MESFET 
geometry with different scales and bias conditions. Then, the element values 
in the model are optimized to fit the measurement results. This can be done 
for different scales and bias conditions. Next, another optimization is done 
to obtain the element values in the model as functions of bias and size. The 
obtained equations define the linear model of a MESFET with the specified 
geometry.
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2,4 Linear Design Procedure
Nowadays, there are quite a number of foundries that are able to fabri­
cate GaAs MMIC circuits. When done in small amounts, this process is quite 
expensive, so a very careful design procedure must be followed. This proce­
dure should begin with the choice of the foundry that the designer will work 
with. Although the main scheme is the same, each foundry has diiferent pro­
cess specifications, different device geometries, models and model parameters. 
The model parameters depend on the device geometries and can be measured 
experimentally, and these parameters can be scaled with respect to the device 
dimensions. And scaling equations can be obtained using the model, experi­
mental results and an optimization procedure which are done by the foundries.
The next step, after choosing the foundry, is to obtain this mentioned data. 
After that, a prototype design is made using simple and ideal passive elements 
and active devices. A linear analysis must be performed on this first iteration. 
If necessary a pre-optimization is done. If the first iteration is carefully done 
there will be very little need to optimization.
The ideal passive elements in the prototype design must now be replaced by 
their equivalent models and model parameters, supplied by the foundry. The 
model parameters are usually functions of layout dimensions. For example, an 
ideal capacitor should be replaced with its model, in which there will be series 
inductances due to the metallization layers. The nominal values of the elements 
and the parasitics that appear in the models are dimension-dependent. With 
these equivalent models the performance of the prototype circuit will change. 
Then a second optimization must be done. But, in this one the optimization 
variables will be the layout dimensions of the active and passive devices, and 
the bias conditions of the active devices. This optimization can be viewed 
as the absorption of the parasitic elements into circuit elements. When this 
optimization step is over we can draw the first layout. The elements with 
optimum layout dimensions are placed on the layout. Then, interconnections 
between the devices are made, which completes the first layout.
The interconnections between the devices don’t effect the circuit response 
very much, if the circuit is a small one. But if large number of devices are 
employed, the interconnections will bring considerable length of transmission 
lines and discontinuities to the layout, and the pads that are used to contact 
outside will introduce parasitic capacitances and most important, coupling ef­
fects will occur. Including all these, a final netlist must be created. Then,
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we can analyse the circuit again. This time the netlist contains most of the 
physical information that the layout has. The next step must be a final opti­
mization of the layout. This optimization can be viewed as the absorption of 
the interconnections into the circuit elements. When the optimized values are 
placed, the layout is ready to be printed. But there is a final step, which is 
the Design Rule Check (DRC). DRC must be done to see if the layout satisfies 
the process specifications and limitations. If not, the layout must be corrected. 
Usually this requires very small changes in the layout, which does not change 
the circuit performance.
If enough data about the process is available, a yield optimization can also 
be done or some sort of a sensitivity analysis, to see the variations in the circuit 
performance due to variations in the process parameters.
Chapter 3
THEORY OF DISTRIBUTED  
AMPLIFICATION
3.1 C on sta n t-k  A rtific ia l T ransm ission  L ines
Characteristic impedance of a transmission line is defined as the ratio of 
the voltage and current wave phasors, that travel in the same direction. Better 
understanding of this definition can be obtained from Fig. 3.1.
The voltage at point x is :
K(x) =  f/+ (x) +  V -(x )
I{x) = I+{x) -  I~{x)
V
Z ) -
: characteristic impedance 
C  I
♦
Xo
Figure 3.1: Characteristic impedance of a transmission line
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Figure 3.2: Infinite section artificial transmission line
Then, the impedance seen from point x is,
V{x) _  V+{x) +  V -{x )Z (x ) =
I(x) I*(x) -  I - (x )
If we prevent backward going voltage and current waves(V^~(x) =  0 and 
I~{x) =  0), then we will have the impedance seen from point x equal to 
the characteristic impedance of the line.
V*{x) + V-{x) , ,
* “ I*(x) -  I-(x) ~
Assume an excitation at point Xq. To find the characteristic impedance of 
the line we can take the transmission line infinitely long, such that V'^  and 
/■'■ do not reflect, and measure the input impedance of the line. Or at least 
we can take the transmission line so long that reflected waves does not arrive 
at point xq before we measure the input impedance. In this case F “ (a;o) and 
I~{xo) are zero and, the input impedance seen from point xq is equal to the 
characteristic impedance of the line. We can now make another definition of 
the characteristic impedance : Characteristic impedance of a line is the input 
impedance of the line, if it is infinitely long.
We can apply this definition to constant-k artificial transmission lines to 
find their characteristic impedance : If the artificial transmission line in Fig. 3.2 
is infinitely long then the impedance seen from node A must be equal to the 
characteristic impedance of the artificial line. According to the same assump­
tion, node B is indifferent from node A, that is, the impedance seen from node 
B is also equal to the characteristic impedance of the line. Shortly,
Zo{lo) — Zi {lo)
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Figure 3.3: Characteristic impedance of an artificial transmission line
Writing KVL and KCL equations,
7 . . K4 V . . L  
io 0^ ^
Vi = Zo{u>) j u —\ X / i ,
/o — /i  +  jioCVi,
we can solve for Zq{uj) in terms of L, (7, and a;, which is,
(3.1)
A normalized plot of this function with respect to 2uj! uc is given in Fig. 3.3, 
where Uc — 2fy/ZC is the cut-off frequency of the line. Up to this frequency, 
the characteristic impedance of the artificial line is purely real. At cut-off, the 
impedance is 0, and beyond the cut-off the impedance of the line is purely 
imaginary.
As we are viewing this constant-k network as an artificial line, it must also 
have a well-defined phase factor. Determining the phase of a several section
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Zin L/2
< m y >
L/2
Zl
Figure 3.4: Single section constant-k network
artificial line is very hard, but calculating the phase of a single section artificial 
line and multiplying it by the number of sections is a very easy way. Assume 
a single section artificial line terminated with an impedance as in Fig. 3.4.
Viewing this constant-k network as an artificial line with a characteristic 
impedance Zo(oj) and phase we can write the input impedance of this
constant-k network using the well-known impedance transformation formula.
Zin — Zo
Zl + jZotan{^l) 
Zo+ jZLtan{^l) (3.2)
If we take Zl =  0 and calculate the input impedance of the constant-k 
network, using KVL and KCL, w'e find :
Zin — j<^L
I — u)2LC
=  jojC
If the input impedance of this constant-k network is calculated using the 
impedance transformation, putting Zl =  0 we get :
Zin =  jZo{uj)tan^{u)
Equating the two Z,„ expression gives us the phase delay of a single section 
artificial line.
$(o;) =  tan  ^ \ujC
Zq{uj)
1 - o ; 2^
(3.3)
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3.2 Resistive Artificial Lines
In distributed amplification, the input and output capacitances of the FETs 
are combined with inductors to form artificial transmission lines. The input 
and output impedances of the FETs are not pure capacitors, as mentioned in 
the previous chapter. The input capacitance contains a series resistance and 
the output capacitance contains a parallel resistance with it.
In MMIC technology only microstrip components are available and lumped 
element are not used. Because of this, building an inductor on a MMIC chip 
is a matter of concern. For large inductances, it is a real problem. For small 
inductances it is possible to build them via short lengths of high impedance 
microstrip transmission lines. To understand this remember the impedance 
transformation formula for transmission lines, Eq. 3.2. This equation gives the 
impedance seen from one of the ports of the line if the other port is terminated 
with a load Zi. Length and propagation constant of the line is / and /?, 
respectively. If Zl <<  Zq, then
^in =  Zl +  jZotan(^l)
If the length of the line is short(/ <  \gf7)  ^ then tan(/SI) can be approximated 
with /31.
Zii„ =  jZoffl =  jZo-l =  X I
u c
Then, we’re left with an inductor whose inductance value is given by
C
A short length of transmission line can not be approximated with a single 
inductor. In fact, we have the approximation in Fig. 3.5, and corresponding 
equations, which are valid to a great extend for I <  A^/7. [12]
(3.4)
cZ q (3.5)
where.
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Figure 3.5: Short length of transmission line
I : length of the microstrip line 
Zo : characteristic impedance of the microstrip line 
Cg//  : effective dielectric constant of the medium 
c : speed of light
\g : wavelength at the highest frequency of interest
The value of the capacitance in the inductor approximation comes from the 
fact that, the impedance of a transmission line, Zo, is given by y T /C , where 
L and C are inductance and capacitance per unit length of line.
Including the input and output resistances of the FETs and the parasitic 
capacitances introduced by the inductors, the basic structure of an artificial 
transmission line, shown in Fig. 3.2, must be modified to give the artificial lines 
in Fig. 3.6 and Fig. 3.7. They represents the input and output artificial lines, 
respectively.
Using the same method, used in the previous section, we can find the 
impedance of these lines. In Fig. 3.6, Ci represents the capacitor of the in­
ductor approximation. The impedance of this line is then found to be.
Zo =
where.
(3.6)
Ct =  C C\, 
CCi
a
' c  + c v
1 -f- jcoC Hi 
1 -f- juiC2Ri
where C2 is the series of two capacitors, C and Ci.
A{uj)
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Figure 3.6: Resistive artificial transmission line (input)
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It is important to predict the behaviour of A{u>) to find the characteristic 
impedance of the line. For the input line, also called gate-line  ^ C is the input 
capacitance of the FET, and Ci is the parasitic capacitance, so C is usually 
much larger than Ci and C2. Calling u>g =  l/RiC and u>i = \IRiC2 , we can 
say, u)g < u>i. Up to the frequency A{uj) can be approximated with 1, which 
gives us the previous result for the characteristic impedance given in Eq. 3.1. 
Below u>g, C is dominant to i?,· and we have a proper operation of the line. 
When frequency exceeds Ug, Ri becomes dominant to C. In this case, gate-line 
is very similar to the drain-line, and as will be seen later, for frequencies smaller 
than this artificial line will not be in proper operation. Beyond a>i, C\ will 
be dominant, and A{u>) can be approximated with (C -f C'i)/C'i, so at these 
frequencies the artificial line will have an impedance close to the impedance of 
the microstrip line we use. That is, safe and proper operation of this artificial 
line will be limited with ujg.
For the output line, also called drain-line  ^ in Fig. 3.7, using the same method 
gives the following equation for the impedance of the line.
(3.7)
where Ct2 is the total capacitance, C -\-C\.
For Lo > u)d = IfRdsC, ju>L/{Gds jtaC) can be approximated as L/C, 
which gives us the known equation for the impedance.
Zo{^) —
¡ ± _
Ct2
Í1 -o ;2 LCt2\ (3.8)
For u! < u>d, the conductance of the capacitor is so low that Rd$ is dominant, 
and so the line is not an artificial transmission line. Over that frequency the 
capacitor becomes dominant, so the artificial line is in proper operation. In 
these kind of resistive constant-k networks, the artificial line approximation is 
good above a certain frequency, ujd-
Typically ujg is ~  40 — 60 GHz and the gate-line operates below this fre­
quency. On the other hand, is ~  1 -  2 GHz, and the drain-line operates 
above this frequency. Uc depends on the artificial line design, and the artificial 
lines operate below this cut-off frequency.
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3.3 Design of the Gate and Drain Lines
3.3.1 Gate-Line
To obtain high input and output return-losses, gate and drain-lines should 
be designed to match the input and output port impedances. These impedances 
are usually 50 i), so the artificial lines should be 50 17 lines.
In order to have 50 17 artificial line, referring to Eq. 3.6, we must have
Cto
50
G
=  2500
Tg
where,
CTg — Cg -f- C\
Cg ; input capacitance of the FET.
We also know, from Eq. 3.4 and 3.5, that
«  62 X Ig
G\ ~ 63 X
where.
Then,
cZ,og
62 X Ig
Cg T  63 X f 0
=  2500
2500
 ^ “  62 -  2500 X 63 ’
(3.9)
let 61 =
2500
62 - 2500 X 63
,then ¡g = bi X Cg
bi, 62 and &3 are dependent only on the microstrip line used. For the 
technology we use, Zq and Cg// are functions of the line width only. Cg//, 
in fact, has a slight dependence on frequency but it may be ignored for this 
moment. We shall just take the value of Cg// at the mid frequency. So, Eq. 3.9 
gives the length of the microstrip line required to link the input capacitance 
Cg, to form a 50 12 artificial line.
22
6. W=10^m W = 20/im W=30/im W=40/im
Zo(fi) 107.744 97.436 88.8311 81.6955
EefJ 6.24298 6.58831 6.8085 6.97388
61 3.55 X 10^ 4.07 X 10^ 4.74 X 10® 5.56 X 10®
h 8.9736 X 10-·^ 8.33653 X 10-^ 7.726 X 10-^ 7.1914 X lO-i'
bs 7.73 X 10"^^ 8.781 X 10-1^ 9.79128 X 10-11 1.0775 X 10-1®
be 0.215354 0.26333 0.31682 0.37458
bg 4.9952 X 10-3 4.69 X 10-3 4.35 X 10-3 3.98 X 10-3
b\ X 62 3186.151 3393.65285 3659.2226 3997.303
61 X 63 0.27446 1 0.35746 0.463739 0.599
Table 3.1: List of 6, values for 4 different microstrip-line width
To see how the gate-line behaves,
Cg X Cl ¿1 X 63 ,
^  Cg + Ci 1 +  6x X h   ^
let 67 =  1 -1- (¿1 X 63) and be — bi x 63/67 then,
C2 =  beX Cg
Cxg =  bj X Cg
From the analysis of the resistive artificial lines we know that, some critical 
and important frequencies in the operation of the line are given by:
where.
/ .  =  ^  =
1
2ir 2-K X R i  X Cg
f =':!^=  ^ = —f
 ^ 2% 2ir X R { X C 2 be ^
f _  ^ ________2 ^
27T 2 tt X y jL C jg  ^9
6«  —
1
7T\/6i X 62 X 67
All these 6, values depend only on the microstrip-line used, and they tell us 
the appropriate line width to use. For four different line-widths, in other words, 
for four different characteristic im.pedance and effective dielectric constant pair, 
a list of 6, values is given in Table 3.1.
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For a given FET, i.e for given Cg and /2,. bi shows the length of the 
microstrip-line required to link Cg to give 50 i), bs gives the cut-off frequency 
of the artificial line. As it it clear from the table, as line width increases, 
required length for the microstrip-line also increases, and the cut-off frequency 
of the artificial line decreases. So it is best to chose the line width as small as 
possible. The disadvantage of narrow microstrip-line is the attenuation that 
will occur due to the finite conductance of the metallisation, and besides the 
line may not handle the current that is supposed to flow through. For the 
technology we are concerned, which is GEC-Marconi’s F20 process, 10 micron 
is the minimum allowable width, and this width of line is capable of carrying 
50mA current. Since we are concerned with the gate-line, in which the signal 
level is low and no significant bias current flows, it is best to chose the line- 
width as small as possible.
It is also clear that, required microstrip-line length is directly, and the cut­
off frequency, /c, is inversely proportional to the gate capacitance, Cg. On the 
other hand, a critical frequency, / i ,  is inversely proportional with both R{ and 
Cg. That is, if possible, it is also best to chose a FET that has small /?,· and 
Cg parameters, as far as the frequency operation of the gate-line is concerned.
The artificial lines should be terminated with resistive loads so that un­
wanted signals dissipate at the end of the line. As the artificial lines are de­
signed to be 50 17 lines, these lines should be terminated with 50 17 resistors. In 
this case the impedance seen from the input of the gate-line will be 50 17 and 
the input return loss will be very large, i.e there will be negligible reflection to 
the source.
Remember that the characteristic impedance of an artificial line is frequency 
dependent and given by Eq. 3.6. It is hard to predict the behaviour of this func­
tion, but when bi values are investigated, it can be seen that fi{=l/2iTRiCg) is 
always much greater than fd^^sjCg), since R,· is always a small resistance. So, 
before A(o;) begins to effect the behaviour of the impedance, the artificial line 
reaches it’s cutoff frequency. Depending on this reasoning, for the frequencies 
of the proper operation of the artificial line, we can safely take A(a;) equal to 1. 
Then, we are left with the Eq. 3.1. Still the impedance of the line is frequency 
dependent and perfect match appears only at a single frequency. For the rest 
of the frequency range input return loss is finite. In fact, for a real system it 
is not possible to obtain infinite return loss, there is always a mismatch some­
where, so rather than trying to obtain a perfect match it is essential to aim 
a limited return loss. Conventionally this limit for these class of amplifiers is 
~10 dB which corresponds to a VSWR of 1.925.
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Now, assume the artificial line to be terminated with a frequency dependent 
resistor whose value is equal to the characteristic impedance of the artificial line 
at all frequencies, up to the cut-off frequency. Then, the reflection coefficient 
is given by (for a 50 reference),
_  Zq{ijj) -  50
“  Zo{uj) +  50
If we limit the input return loss to be greater than 10 dB then we put a 
tolerance on Zo{uj)·
-2 0  %  I r  I > 10 
^  /05 I r  I <  —0.5
1 r  I <  0.316
Before cut-off, Zo{oj) is pure real, then we have the following tolerance for 
Zo(u>).
26 < Zo{u) <  96 (3.10)
When the artificial line is designed to be 50 fl, according to the plot 3.3, 
Zq{uj) will be in a acceptable region up to 86 percent of its cut-off frequency. 
Moreover, we can design the line to be a 96 ÎÎ line. In this case Zo{u>) will be 
in the tolerance band up to 96 percent of it’s cut-off frequency.
The important problem, here, is the unrealistic termination resistor. When 
the termination is done with a usual resistor, the reflection coefficient may 
grow undesirably, and decrease the bandwidth of the artificial line. For exam­
ple, when the artificial line is designed to be 50 fi and terminated with a 50 il 
resistor, at 0.85/c, input return loss may decrease to 4.5 dB. Because of the 
complicated phase expression of an artificial line, it is really hard to say what 
will happen, but, intuitively, safe regions, or in other words, large bandwidths 
are obtainable. For example, designing the line to be 50 and terminating it 
with a smaller resistor around 40 i) will probably give a bandwidth extending 
up to 0.85/c. Taking the termination resistor as 50 17 and designing the line 
to be greater than 50 17 may even extend the bandwidth over 0.9/c.It is not 
possible to find an optimum value for the resistor, but it is good enough to take 
intuitive values using the Smith-Chart and leave the rest to the optimizer. One
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more thing is that, designing the line with high impedance may seem charm­
ing but remember that high impedance artificial lines are hard(impossible in 
some cases) to build. More important, to increase the impedance requires an 
increase in the linking inductance, which also means a decrease in fc, so it 
may not help, or even make things worse. At this point, it is also clear that, 
decreasing the artificial line impedance(although this decreases the usable per­
centage of fc, by increasing fc) may increase the bandwidth. Although an 
optimum termination resistance is hard to compute, it is possible to obtain an 
optimum line impedance to give the maximum possible bandwidth for a given 
input capacitance, which will be handled next.
Before going further, let’s have a look at the MESFET characteristics of 
GEC-Marconi’s F20 process. The linear model for these FETs are the same as 
given in Fig. 2.4 and the data is supplied by the same foundry. This process 
allows 2, 4 and 6 fingered FETs. In fact, any number of fingers can be used, 
but data is available only for those FETs. The model parameters are fully 
scalable in terms of the bias current and finger width. These scaling equations 
are given in Appendix A.
These FETs do not have a simple series RC at the input. It is more com­
plicated than that, but when the input impedance of a FET is calculated for 
various frequencies, it is seen that the input port can be modeled as a series 
RC network whose capacitance and resistance values are frequency dependent. 
This calculation is done for 3 different finger number, 3 diflPerent finger width 
and 3 different bias current and the equivalent input capacitances are plotted. 
The 3 different finger widths are 50, 100 and 175 microns, and 3 different bias 
currents are 20, 50 and 100 percent of the saturation current. The equivalent 
input capacitances for 2-fingered, 4-fingered and 6-fingered FETs can be seen in 
Fig. 3.8, 3.9 and 3.10, respectively. The plot for the 6-fingered FET of 175 mi­
cron width (6x175) is omitted since the input capacitance exceeds 1 pF which 
is useless for our amplification purposes. The equivalent input resistances of 
these FETs do not vary too much with frequency, so the mid-frequency value 
is given, as a single value, in Table 3.2.
As it is clear from Fig. 3.8, 3.9 and 3.10, equivalent input capacitance of 
these FETs are all frequency dependent. For 2-fingered FETs, small gate- 
width gives small and almost constant input capacitance. As the gate-width 
increases, the input capacitance and the dependence of the input capacitance 
on frequency increase. For 6-fingered FETs this dependence is maximum. So, 
aside from the fact that the impedance of an artificial line is frequency de­
pendent, the capacitances employed in this artificial line are also frequency
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Figure 3.8: Equivalent input capacitances for 2-fingered FETs
Figure 3.9: Equivalent input capacitances for 4-fingered FETs
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Figure 3.10: Equivalent input capacitances for 6-fingered FETs
FET
sizes Id=0.2
Ri
Id=0.5 Id=1.0 Id=0.2
Rd
Id=0.5 Id=1.0
2x50 20.483 16.21 12.078 932.8 874.1 917.4
2x100 15.472 13.072 10.635 429.4 413.4 443.9
2x175 15.824 14.071 12.314 189.7 188.8 211.6
4x50 10.813 9.798 7.764 425.7 403.4 415.8
4x100 8.893 8.158 6.766 161.2 159.7 172.1
4x175 8.995 8.355 7.289 70.7 66.2 70.8
6x50 8.914 8.324 6.96 212 218.2 240.2
6x100 8.122 7.328 6.063 89.5 85.4 96.5
Table 3.2: Equivalent input and output resistances
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dependent.
As a summary, to design an artificial transmission line with a characteristic 
impedance of 50 ii it is enough to chose a capacitance value, then the length 
of the microstrip line (value of the inductance) that will link the capacitances 
is automatically determined using Eq. 3.9 and Table 3.1. When a FET is 
employed in an artificial transmission line, that is when the input capacitance 
of the FET is used as the capacitor of the line, the situation is a little bit 
different. Since the input capacitance of a FET is frequency dependent the 
question is which capacitance value to use as the reference value. That is, 
shall we take the low-frequency or high-frequency or mid-frequency value as a 
reference and apply to the Eq. 3.9? We may even take a completely arbitrary 
value as a reference (which is, in fact, equivalent to designing an artificial line 
of impedance different from 50 il). All of these alternatives are possible and 
valid, but note that, in all cases the artificial line is not an 50 i) line. So, it 
is again emphasized that the problem is to find a reference capacitance value 
that maximizes the usable frequency band of the artificial line, rather than 
designing a 50 i) artificial line. This reference capacitance value is important 
in the sense that different choices lead to different bandwidths, and there is an 
optimum value for it.
Let Cq denote the reference capacitance value that is applied to Eq. 3.9, 
and C denote the frequency dependent input capacitance of the FET. Also 
define the bandwidth of the artificial line to be the frequency range where the 
input return loss stays equal or above 10 dB. Then, at the high frequency end 
of the bandwidth, we can write the relation.
where.
f ^ /l OC
Ct = bi X ¿3 X Co C 
L = b ix b 2 X Co
Letting Lo — 27t/ ,  we can write /  in terms of C and Co- For 10-micron 
microstrip line width /  is given as below :
1 , /OOOO.eCo -  676C
’  " C ' C ' i  27.5Co + 100.2C
(3.11)
where /  is in GHz and C and Co is in pFs.
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Remember that Eq. 3.11 is written for the high edge of the frequency band, 
that is maximizing /  for a fixed C maximizes the bandwidth too. This is done 
by taking the derivative of Eq. 3.11 and equating it to 0. From this, it is found 
that /  reaches it’s maximum for Co =  0.43C. Substituting Co = 0.43C in 
Eq. 3.11 we get the maximum frequency of operation (MFO) curve.
/  =
5.446
(3.12)
This function is readily plotted on Fig. 3.S, 3.9 and 3.10. The intersection 
point of each FET’s input capacitance curve with this plot gives the maxi­
mum frequency of operation of the artificial line that can be build with the 
corresponding FET. For example, for a 2x100 FET with 100 percent bias, the 
intersection occurs at (18.25 GHz,0.298 pF). With this FET we can build an 
artificial gate-line whose maximum frequency of operation is 18.25 GHz, pro­
vided that Co = 0.43 X 0.298 pF=0.128 pF is chosen as reference value to be 
used in the Eq. 3.9. This curve can easily be used in deciding which FET to 
use, since it gives the maximum frequency of operation at the first glance.
Note that, when Co =  0.43C is used as the reference value, the impedance 
of the gate-line is no more 50 0 . Even at low frequencies the impedance of the 
line is about 40 ii. One advantage of this low-impedance artificial line is that, 
the variation of the gate-line impedance is between 26 fi and 40 fi, so that 
with a single resistance a good termination can be achieved at the end of the 
gate-line, due to the comparably small variation in the gate-line impedance. 
Also there may exist an optimum termination resistance that slightly extends 
the bandwidth. Trying to find this optimum value is a little bit complicated 
and not practical because, it is quite clear that this value will be around 40 i) 
and it will be very easy for a computer to find an optimum. And this completes 
the design of the gate-line.
Before going on, remember that Eq. 3.11 and 3.12 are process dependent 
and valid only for GEC-Marconi’s F20 process. Furthermore, they are calcu­
lated for 10 micron line width and the coefficients in these equations change 
with the line width used. For 20, 30 and 40 micron line widths, Eq. 3.11 takes 
the form.
,  1 /3150C o- 676C ,,,
■' Co V40.6CO + 114C ^ (3.13)
30
SaSOCo - 676(7 
61.3(7o + 132(7 Vr = 30 f im (3.14)
3590(7o - 676(7 
94.5(7o + 158(7 W  = 40 fim (3.15)
For fixed (7, these functions reach their maximum, for Co =  0.41(7, Co =  
0.38(7 and Co =  0.35(7, respectively. When these are substituted in Eq. 3.13, 
3.14 and 3.15, MFO curves for 20, 30 and 40 micron line widths are obtained, 
respectively as follows.
f  =
f  =
f  =
5.31
(7 (3.16)
5.15
(7 (3.17)
4.99
C (3.18)
These curves also show that using wider microstrip lines decrease the cut­
off frequency of the artificial lines. Other curves for different line widths can 
also be derived.
3.3.2 Drain-Line
Before investigating the design procedure for the drain-line, we must have 
a look at the equivalent output admittance of Marconi’s FETs. For the FETs 
mentioned earlier equivalent output capacitances are plotted on Fig. 3.11, 3.12 
and 3.13, and the equivalent output resistances (at mid-frequency) are tabu­
lated on Table 3.2.
For a constructive addition of the signals at the output terminal, phase 
shifts of the single section gate and drain-lines must be equalized. Recall that.
$(o;) =  tan ‘ (u C  X
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which can also be written as
A/ N <. -1 I rrF> \/l  ^ _ i ( 2 - ( x )  \/l -  {^l^cY$(u;) =  tan I tx)v LC X  ------- „ jf-r 1 =  tan  ^ I------ x —-------;—;— —■
where o>c =  2 /v /Z C . Then, if we want the phcise shifts of the gate and drain­
lines to be equal, it is enough to equalize the cut-off frequencies of these lines.
i0^ .a = =  =
y/L^d
If, also, gate and drain-line impedances are made equal.
then we are left with the strict condition that Lg =  Ld and Cg =  Cd· As it is 
clear from Fig. 3.8 and 3.11, the input and output capacitances of the FETs are 
not equal which readily violates the condition Cg =  Cd- To avoid this, a small 
capacitance is added at the drain terminal of each FET just to compensate the 
difference between the gate and drain capacitances of a FET.
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Choosing the value of this additional capacitance as the difference of the 
input and output capacitances of a FET is not a totally correct way, since the 
microstrip line widths used at the gate and drain-lines may differ (equivalently, 
the parasitic capacitances introduced to the gate and drain terminals of a FET). 
The correct value depends on the line widths used at the gate and drain-lines, 
and is found as explained in the following example. If we use 2x100 FETs with 
100 percent bias current and 10 micron width microstrip line at the gate-line, 
the maximum frequency of operation is 18.25 GHz. On the other hand, we 
use 20 micron width microstrip line at the drain-line. The capacitance value 
of the MFO curve (for 20 micron line width) at 18.25 GHz is 0.291 pF. The 
output capacitance of the FET at that frequency is 0.07 pF. If an additional 
capacitance of 0.221 pF is added at the drain terminal then, input and output 
capacitances and the cut-off frequencies of the gate and drain-lines are made 
equal. Remember that Eq. 3.12 gives the high edge of the bandwidth provided 
that Co =  0.405(7. In order to have the drain-line operate up to 18.25 GHz we 
must take Co =  0.405 x 0.291 pF=0.118 pF.
The maximum frequency of operation is defined as the highest frequency 
where the return loss is greater than 10 dB. On the other hand, cut-off fre­
quency is 2/VLC. In general, these two definitions are not equivalent. When 
the above procedure is followed, the characteristics of the both lines are made 
equal, so that equating the MFO of the artificial lines is equivalent to equating 
their cut-off frequencies.
This procedure is not the only solution, and in fact, is one of the infinite 
solutions. In order to have a constructive addition we only need to have the cut­
off frequencies of the gate and drain-lines to be equal. That is, the equivalence 
of the gate and drain capacitances are not required. We may add a smaller 
capacitance than that found by the above procedure, and still have the cut-off 
frequencies equal by a sufficient increase in the inductance(or microstrip line 
length). We may even omit the additional capacitance. Once the value or the 
existence of the additional capacitance is decided the length of the microstrip 
line to link the drains of the FETs can be solved directly from the equation
LgCjg =  6l X 62 ^  Cdo(f^ l X 63 X CdO +  Cd)
where Lg and Cjg are known from the gate-line design and Cd is the sum 
of the additional capacitance, (7a, and the output capacitance of the FET at 
the MFO of the gate-line. The 6, values are given in Table 3.1 for 4 different 
microstrip line widths. In the above formula, 61 x 62 x Cdo is the inductance 
of the artificial line, and x 63 x Cdo is the parasitic capacitance associated 
with that inductance. In the above formula, everything, except the reference
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capacitance value for the drain-line(Cdo), is known and we can solve for Cdo- 
Then, everything about the drain-line is solved too. Hence, design of the drain­
line involves choosing of an additional capacitance.
There are a few points to be noticed in the choice of the additional capac­
itance value. First of all note that, the maximum capacitance value of choice 
is limited by the MFO curves as described in the above example. Using larger 
additional capacitance decreases the cut-off frequency of the drain-line. As the 
value of the additional capacitance decreases, the required inductance will in­
crease to keep the cut-off frequency (uc) fixed. Consequently, it will be harder 
to realize that inductance with a short length of transmission line. Even if it 
is realized, the artificial drain-line impedance will be high which may increase 
the mismatch. This mismatch problem can be very drastic if two of these am­
plifiers are cascaded. The most important point is the lower cut-off frequency 
of the drain-line, cvj. As the capacitance value decreases, will increase and 
the bandwidth of the drain-line will get smaller.
As it is clear from Fig. 3.11 and 3.8, the variations in the output capacitance 
of a FET with frequency is very small compared to the variation in the input 
capacitance. Therefore, the cut-off frequencies of the gate and drain-lines will 
not be equal at all frequencies and phase errors will occur. But, these phase 
errors will be very small for the whole frequency range, and can be minimized 
further by a computer optimization.
With these discussions, the design of the drain-line is also complete. When 
an additional capacitance of value close to the maximum is used the charac­
teristics of the drain-line will be very similar to the gate-line, so terminating 
the drain-line with 40 Q will suffice. Using smaller additional capacitances, or 
omitting them, increases the drain-line impedance. In this case, terminating 
the drain-line with 50 fl will be a better choice.
As a summary, using Fig. 3.8 and 3.11, or similar ones, and Table 3.1, the 
design of the gate and drain-lines can be done easily. All the calculations can 
be done using a computer program, where the FET capacitances, microstrip 
line widths and additional capacitance values are input, and the required line 
lengths are output. We have implemented this program with Turbo Pascal for 
PC. The program and it’s output can be seen in Appendix B.
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3.4 Gain Considerations
In the previous section, the distributed amplifier was analysed for its fre­
quency performance and the ways of maximizing the bandwidth was investi­
gated. In that work, a single gate FET was assumed to be the active device of 
the amplifier, but there will be no loss of generality in those analyses if a dual­
gate FET or cascode connected FETs are used as the active elements. The 
reason is that, all these elements can be modeled as capacitances to ground 
at the gate and drain terminals, with series and shunt resistances respectively, 
and a transconductance between the gate voltage and drain current. In this 
section the gain of a distributed amplifier will be analysed.
Consider an N section distributed amplifier shown in Fig. 3.14. The FETs 
are in their simplified model and, gate and drain-lines are terminated with re­
sistances equal to their impedances. These are, in fact, assumptions to simplify 
the gain calculation because it is almost impossible to deal with the full model 
of a distributed amplifier.
A voltage excitation, Vi, is applied from the input terminal. We can obtain 
Vii in terms of Vi,
Z o i{u )- juLil2^^
-  -------- /7 I  \--------Zoi{u)
We can also determine Vi2 in terms of Vu and Vi.
Vi2 =
Zoi{iji) +^o;T i/2
— i^ ^ i/2  Zoi[lij) — jioL\l2
Zoi{io) -{■ ju}L\l2 Zoi{uj)
Vi
(3.19)
For the section.
Jt-l
V- -  (  -^ 01 (^) I
'^ ‘'^ ~ [Z o iH + ju ;L :/ 2 j  ‘ ‘
0^1 (<^ ) — j^L\!2 i  Zoi{u>) — ju>Lif2\
Zoi (oj)
Jt-l
Zoi(oj) + juLi 12/
Vi (3.20)
The voltage on the gate capacitance of the FET, that controls the 
current source, can be easily written as.
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Figure 3.14: Simplified amplifier model
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Zoi{u}) -  jojLi/2 
Vck = ----- .-----— X
A:-l____ Î____ ,, / Zoi(u))-;'u)Z.i/2y
Zoi(o;)
then the current introduced to the drain-line by the FET is just the mul­
tiplication of it’s transconductance with Vcki that is
h .  =  X r r ^  ^ i # T T ^ )  * ' (3-22)^oi(^) l-^jLoCgRi \Zqi\lo) jloLi/2 )
where r stands for the phase relation between the gate voltage and the drain 
current of a FET.
This current, induces a voltage, Vok·, at the drain of the FET given
by,
^02(^) jioL2/2
(. 0^2(a^ ) +  ji^L2/2){Gds +  ji^Cd) d- 2 
then the output voltage due to this FET is
N-k
X
X Idk
^  / Zq2{uj) -ju jL 2 l2\
\Zo2{ij}) ju L 2l 2 j
Zo2(u^ )
X-
Zq2(‘^ ) +  JWT2/2 
Zq2{oj) + juiL2/2
X d^k(Zo2{u>) -f jujL2/2){Gd3 +  j<^Cd) +  2 
The overall expression for the FET can be written as
(3.23)
(3.24)
Vo =
9  m  ^
Zo2{‘^ ) Zoi{(^) -  ju L i/2
{Zo2{co) -f- ju)L2/2){Gds +  j<^Gd) +  2 Zoi(o;)
/ Z o i ( g ; ) - j a ; T i / 2 \ ( Zq2{uj) -  juL2l2\
l+ ju C g R i''[z o i{ iv )+ ju ;L i/ 2 )  [Z 02H  + ju;L2/2) ^
The overall voltage gain of the amplifier is found by superposing the gain 
factor of each FET, which is a summation over k from 1 to N.
A = ^  =
Zq2{u})
X
9  m
■^ 01 (a^ ) -  jo jL i!2 
Vi {Zo2{ci>) +  j ‘x>L2/2){Gda +  j^Cd) +  2 Zoi{ixi)
k~l /  r, ,  ^ . r ,^\  N-kJUJT
1 +  jUjCgRi
X
„  /Zoi(u.) - /Zo,M -,'0.12/2^'*
\ Z o i(u ;)  +  ju L i/2 j  \ ^ 02( ^ )  + i ^ T 2/ 2 /
Looking at the equations for the characteristic impedance of the resistive 
artificial transmission lines, Eq. 3.6 and 3.7, we can write Zq\{u ) and Zq2{<^ ) 
as the product of a constant term and a frequency dependent term as.
Zoi{u}) = Zgij;i{u}), where Z -  ^
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and
where,
Zo2(u;) = Zjip2(uj), where Zj —
-  ( ;^ )
A{lo) - 1 -j- jujC Ri
1 =  j^C2Ri
a;
1 +  jcvCgRi =  1 +  i  —  and
B(cv) = juCdRds _  j^l^d 
1 +  jcvCdRds 1 +  ji^/ojd
(3.27)
(3.28)
Further, if we let u>c =  2 /\jL\Cg =  2 /y/L^ Cd·, ^d =  l/CdRds and =  1/ iTjC,
we can simplify the gain expression.
K Zdll’2(i )^
Vi ZdGds(^2(u’) + ja;/aJc)(l + joj/iOd) + 2
X
X
ffm
J U fT
1 +  JiV/Ug E
V>i(w)
t^pi{u}) +ju)/uJc tp2{u^ ) +  juj/uJc (3.29)
K
Zd I V’2(t^ ) I
I ZdGds{fI’2 {^ ) +  +7W^<i) + 2 I
E
X
I -  jufuJc I
I V’i(w) I
9 m  f\ -  J ujIlOc I V  V I
yj\ +  {u^lojgf ^  VI V’i(^ ) 1/ VI V»2(w) + io ;/w c
(3.30)
From Eq. 3.6 and 3.8, for uj > cvd and uj < ujg the characteristic impedance 
of the gate and drain-lines are approximated as
z H « y ' | ^ i - ( ^ ) .
that is, we have V’i(‘<^) and 2^(^ 4^ ) pure real and
ll}{u) =  =  V>2(<^ ) ~  y ^ ~  ( ~ )  ·
As and V’2(t<^ ) are pure real, we have
I V’(w) -  ;u;/wc 1=1 V’(‘ )^ |= \/l -  + {^/^cY = 1,
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then the gain expression Eq. 3.29 reduces to,
K)
K
N-Zd
+  {u/ujdY] ZjGl^ +  iZdGds [V’2(^) -  UJ^ /{u}cU}d)] +  4 ^1  +  {Lo/Ugf
Noting that ZdGds =  ‘¿ojd/oJc and letting x =  ujIlOc
N-Zd
K
9 m
2{uJdfi^ c +  V l — y/l +
(3.31)
In this final expression the frequency dependent variable is x and 0Jc/<^ d·, 
LOcl<^ g·) N, Zd and Qm are the parameters. For small x the gain is almost constant 
and independent of frequency. As the frequency approaches lOc x  gets closer to 
1 and the gain increases. A plot of this function normalized to N · Zd ■ gm with 
Xd =  ^d^d and Xg =  is shown in Fig. 3.15 and 3.16.
As it is clear from the plots for a fixed Wc, choosing Ud small and u>g large, 
increases the gain. Also, the gain is directly proportional to g-n- These param­
eters depend on the FET used, so while choosing the FET that will be used, 
these points must be taken into account. Gain is also directly proportional 
to Zdt which is the drain-line impedance. So, while designing the drain-line.
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making Z^ , larger, increases the gain. Remembering the previous section, we 
can now discuss the trade-olF between gain and bandwidth. Gain is directly 
proportional to and g,n is directly proportional to the width of the FET and 
is an increasing function of the bias current. In other words, choosing a larger 
FET and/or increasing the bias current increases g.^ . Input capacitance of a 
FET is also directly proportional to the width of the FET and an increasing 
function of the bias current. So increasing the size of the FET and its bias 
current also increases the input capacitance, which decreases the bandwidth. 
The best thing to do is to decide on a bandwidth and choose the largest FET 
possible, that will operate up to the highest frequency of operation specified. 
This discussion increases the utility of the curve 3.12 which exactly does the 
same thing.
Designing Zi larger increases the gain. Zi can be made larger by increasing 
the inductance, and decreasing the additional capacitance at the same time in 
order not to change the cut-off frequency. From the previous section, this way 
of increasing Zi heis some disadvantages. One of this is that decreasing the 
total drain capacitance increase wj, which decreases the gain and bandwidth 
at the same time. Thus, while decreasing the total drain capacitance, the total 
conductance to ground at the drain terminal must also be decreased, in order
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to keep unchanged. Therefore FET parameters must be chosen accordingly. 
Note that, the gain sensitivity to u)d is very small, so that u>d can be increased 
as far as it does not effect the lower cut-off frequency of the amplifier. The gain 
increase obtained by the increase in will be larger than the gain degradation 
due to the increase in wj. The range of both uj, and Zd is not very wide, when 
acceptable initial values are found, the optimizer will easily find an optimum.
The parameter that hasn’t been mentioned is the number of sections. 
It is found that the gain is directly proportional to N. This means that the 
gain can be increased indefinitely by adding more sections. Surely, this is not 
the case. Remember that in deriving the gain expression we assumed 
and fo be pure real and equal to ^1  — (w/wc)^, which is exactly equal
to the of a lossless artificial transmission line. What we do is, in fact,
to assume the artificial transmission line to be lossless for u > Ud ot u> < ojg. 
This is a good approximation in determining the characteristic impedance of 
an artificial line, since the losses may be neglected for those frequencies, but 
this approximation is not appropriate for the gain calculation. The reason 
is that, the loss of each section comes as a multiple to the gain expression, 
which makes it non-negligible if more than a few sections are used. This is 
a very important concept that limits the gain of a distributed amplifier and 
that prevents an infinite gain. It is clear that the gain of each section is added 
to the total gain expression and the attenuation of each section is multiplied 
with the total gain. That is, attenuation increases geometrically while gain 
increases arithmetically with the number of sections, N.
Suppose we continuously add sections to a distributed amplifier. When 
a signal is excited at the input of the amplifier, it travels down the gate­
line. While traveling, the signal attenuates, so each added section receives less 
and less excitation. Thus, it will have a smaller gain contribution. On the 
other hand, each added section increases the total attenuation on the drain­
line. Because of this, there will be a number of sections N, such that, the 
gain obtained from the {N +  1)^ ‘ section will not compensate the attenuation 
caused by it. Then, N  will be the optimum number of sections. This value 
of N, Nopt, can be determined by taking the derivative of the gain expression 
with respect to N and equating it to zero. But before doing it, the appropriate 
gain expression must be determined.
In fact, the gain expression 3.29 and 3.30 are the most general equations. 
The point is that, when the losses of the artificial lines are not neglected, 
and s^ re no more pure and equal to each other. They have complex parts
as given in Eq. 3.27 and 3.28. The complex parts of tpi{u>) and V’2(t )^ are the
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causes of attenuation. At low frequencies V’2(^) and at high frequencies >^1(0;) 
will be dominant. At mid frequencies the gain expression found for lossless 
case 3.31 is reliable.
When the above expressions for V’i(^ ) and are put in the Eq. 3.29
and 3.30, the overall full expression for the gain can be obtained and from 
that expression Nopt can be determined. But, this is really a very complicated 
procedure to follow. To simplify we will proceed in a different manner.
Let jg and 7  ^ be the propagation constants^ of the gate and drain-lines, 
respectively. That is, Vik is related to K'fc-i in the following manner.
K-fc =  e-'^^Vik-i
and Vok is related to Vok-i with
(3.32)
Kfe =  e-' “^Vok-i (3.33)
')g and are, in general, complex numbers, in which, the real part stands 
for the attenuation and the imaginary part stands for the phase shift^.
7p — ‘^ g T j^g
'fd +  Ad + j<t>d
We have already determined what 7  ^ and 7  ^ are. As they give the relation 
between Vik and K t-i, and Vok and Kfc-i, they can be written as
tpl{u) +jujlu)c
(3.34)
(3.35)
^The artificial lines have no real dimensions as ordinary transmission lines. Their prop­
agation constants are defined per unit section rather than per unit length. In this aspect, 
the propagation constant mentioned here may be viewed as the propagation delay o f a single 
section.
^Conversely, the attenuation and the phase shift mentioned here are the attenuation and 
phase constants o f an artificial line. They are equal to the attenuation and the phase shift 
o f  a single section constant-k network.
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where V’i(^ ) and are given in Eq. 3.27 and 3.28.
If we call the coefficient of the summation in Eq. 3.29 Ao{u}), then the 
appropriate gain expression can be written as:
As we established the equalities of the phase shifts of the gate and drain­
lines before, we can take 4> = <j)g (f>d and write the above equation as,
K·
The closed form for the summation can be written in terms of TV, Ag and 
Ad yielding.
1 _  e - ’ (^Ag-Aj)
1 — (^Ag—Aa)
-^N(Ag-Aa)/2 ^N{Ag-Aj)/2 _  -^N(Ag-Aa)/2
= Ao{u})e
e.~^ Ag—Aj)/2 {^Ag—Aj)/2 — ^-(Ag—Ai)/2
-,j(N-l)4> -^(N-l)(A^+A )^/2^'^^H^{^9 ~
sinh((A5 - A d ) / 2 ) (3.36)
Then, the magnitude of the gain is.
Yi
Vi
=1 /l„(u.) I (3.37)
smh((Ap -  Ad)/2)
In this final gain expression | Ao{u) | can be replaced by the lossless gain 
expression given by the Eq. 3.31 by dropping the TV term, but remember that 
this lossless gain expression neglects the attenuation and does not approximate 
the actual expression, given in Eq. 3.30, good enough at the corner frequencies 
where the attenuation factors dominate. A comparison of the actual | Ao{u)) | 
and the lossless gain expression is made in Fig. 3.17. Although the plots coin­
cide at mid frequencies they are a lot different at the corner frequencies, so the
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Figure 3.17: A comparison of the lossless gain and lossy gain; Xd — 22, Xg =  
0.45, gm =  0.0297 and Zd =  40
actual gain plot will be considered in all cases. Note that, the expression for 
the actual | i4o(o;) | is very complicated and the plots are done using Matlab.
As the overall gain is determined, the optimum number of stages, Nopt, can 
be determined by taking the derivative of Eq. 3.36 with respect to N. When 
the derivative of the gain is equated to zero we get.
tanh '^ (A , -  .4^)] =
Ag — Ad 
Ag +  Ad
Solving this for A , gives us the optimum number of stages.
HAglAd)
Nopt — (3.38)
where Ag and Ad are the attenuation constants for the gate and drain-lines, 
respectively. They can be determined through the relations 3.34 and 3.35 as.
= ^i(^) -  j^ l^c  
I UJc
(3.39)
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^  I I (3.40)
To find Ag and Aj, it is useful to derive the following expressions, noting 
that Xg =  and x =  cu/cUc-
I 4’i{x) 1= ^(1 - x '^y  +  x^x^
Z0i(x) = ^tan~  ^ XgX’ 2 1 -x2
(\/l V’lC®) ?  +1 -x^+j\/\ i’ i(x) P -1 + a;2j
I fpi{x) -  j x  1= ]j\ V’i(a^ ) P -  V2x\J\ V’i(x) P -1 +
I V’i(2;) + 1= y^ l rpi{x) P +a;2 + \/2x^| tl i^{x) |2 -1 + a;2
I rp i ( x ) - j x  I I i p i (x )+ jx  1= yjl + x^ x"^
I V’2(x) 1= ^
x2xj(l +  x2a;2 1^ _  x2)2)
(1 +x2a;2)2
1 X (¿X
1 +  x'^ Xd i I V>2(x) p
a;2a;j(l — x^) 
1 +  x^ Xd
I ^ 2 { x ) - j x  1= 
I ^ 2 { x ) + j x  1=
1 i’2{x) P +x"  ^ - 1 « ■ ' '■
1 ’^2(3;) P +a;2 + V^x^
I ^ 2 { x ) - j x  I I V’2(a:) +;a: |=
y T T x ^
Using the hyperbolic functions again,
^Ag _(. g -A j I -  j x  p +  I V’i{2;) +  i® P
Cosh(A5) = 2 I V’i(x)-ia ; I I V’i(2^)+ia;
and letting.
^(1 -  x2)2 +  a;2x2 +  x2
xi(x ) =  -^---------
\ A + ^
we end up with Cosh(y43) = Xi(a:), then
A, = ln(xi (a;) +  \!x]{z) -  I ) (3.41)
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Similarly, letting
X2(ic) =
\
1 +  - x ^ y  xy/l + xjx^
1 +  XjX"^
we obtain Cosh(/ld) =  X i^x)·, then
Ai =  ln(x2(i) +  -  1 ) (3.42)
A plot of Ag and Ad with respect to a:, as Xg and Xd being the parameters, 
is shown in Fig. 3.18 and 3.19.
At low frequencies the dependence of the gate-line attenuation on Xg is very 
small, as expected. At high frequencies the dependence of the attenuation on 
Xg increases. As Xg increases the attenuation also increases. Smaller and flatter 
the attenuation is, the better gain performance we obtain, so it is best to have 
Xg as small as possible. This can be done either choosing a FET of larger u)g 
(note that uig =  HRiCg is a FET parameter), or designing the gate-line with a 
lower cut-off frequency, or both. Lowering the cut-off frequency is, in fact, not a 
good way of decreasing Xg because the attenuation plots are drawn as a function
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of the normalized frequency, which does not reflect the actual frequency. As 
the cut-off frequency decreases, the actual frequency corresponding to a x value 
also decreases. As a summary Xg depends on the choice of the FET and it’s 
better to choose a larger Xg as far as the gate-line attenuation is concerned. 
Earlier in this section, we said that smaller Cg means higher bandwidth. In 
addition to this, we can also say that smaller Cg means a smaller attenuation 
and a flatter(and a little bit higher) gain, which can also be said for i?,·.
Drain-line attenuation is higher than the gate-line attenuation at low fre­
quencies, but, as seen from the plot also, it has a very much flatter charac­
teristic, so at higher frequencies gate-line attenuation is higher. The same 
argument that we made for the gate-line attenuation is also valid for the drain­
line attenuation, so our objective is to minimize the drain-line attenuation. 
The attenuation factor for the drain-line does not depend on frequency very 
much (for the frequencies of interest), rather it depends on xj. As Xd increases, 
the drain-line attenuation decreases. To increase xj, the cut-off' frequency may 
be increased or ujd may be decreased. Increasing the cut-off frequency of the 
drain-line requires an equivalent increase in the cut-off frequency of the gate­
line, as their cut-off frequencies must be equal, which means an increase in the 
gate-line attenuation. Therefore, increasing the cut-off frequency is not proper
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at all. Decreasing ujd is a simpler and a more reliable way. Small values 
may be obtained by increasing the additional capacitance. In this way, the 
drain-line impedance will decrease and the gain will drop. The best thing to 
do is to choose Rds as large as possible. So, lowering the drain-line attenuation 
is best achieved by the proper choice of the FET.
As Ag and Ad are frequency dependent, the optimum number of sections, 
Nopti is also frequency dependent. In determining the number of sections to 
use, minimum of Nopt must be considered. The expressions for Ag and Ad are 
quite complicated and their plots are drawn using Matlab.
For small attenuation Ag and Ad are approximated in ’’ MESFET Dis­
tributed Amplifier Design Guideline” , [12], as
XnX
y i  -  (1 -  x])x^
(3.43)
Ad
Xd‘\/l —
(3.44)
The plots of these approximate Ag and Ad are given in Fig. 3.20 and 3.21.
As it is clear from the approximate and actual plots of Ag and Ad, the 
approximation for Ag given in Eq. 3.20 very accurate, but the approximation 
for Ad is not valid at all. Therefore, the actual plot of Ad will be used. These 
plots of Ag and Ad will primarily be used to determine Nopt, which, in this 
case, will be frequency dependent. As an example, Nopt is drawn as a function 
o f X in Fig. 3.22. Nopt is a monotonically decreasing function of frequency, so 
the value at the high frequency edge of the bandwidth must be used as Nopt·
For the same Xg and Xd values, the gain of the amplifier, given by Eq. 3.37 
is plotted in Fig. 3.23.
As the number of sections used increases, the gain obtained also increases 
for the frequencies at which Nopt is larger than the number of sections used, and 
vice versa. Also note that, if the number of sections increases, the gain flatness 
degrades considerably. Using Nopt number of sections maximizes the gain, but 
using a smaller number of sections increases the flatness. According to the 
design goals, using a smaller number of sections than Nopt can be considered 
CIS a design strategy.
Gain, attenuation and optimum number of sections are calculated by the
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Pascal program mentioned before. This program also calculates the gate and 
drain line attenuation for two frequencies. These frequencies are the low and 
high frequency ends of the passband. Depending on the high frequency attenu­
ation characteristics, it gives the optimum number of sections. Using 4 different 
values for the number of sections, N, around the optimum value, this program 
calculates the low and high frequency gain of the distributed amplifier.
Summary.
The gain of a distributed amplifier can be viewed as the product of two terms. 
One of them is the gain factor and the other is a term due the gate and drain-lie 
attenuation. Let Go be the lossless gain for simplicity and to make obvious 
interpretations, and Gi be the attenuation factor, then
Go —
N-gm/Ca
{l/xd -f \/l -  -f- <^ c
r< — . f,-^ (^Ag+Ad) _ sinh{N · [Ag Ad)!2)
 ^ N  sinh{{Ag — Ad)/2)
The overall gain is.
A — Go ^  G\
Go is an increasing function of x, while G\ is a decreasing one, but Gi has a 
faster decrease and the overall gain has a decreasing trend towards the cut-off 
frequency.
• At low frequencies, and for small attenuations Gi approaches unity. This 
means higher and flatter gain. So, keep the attenuations as small as 
possible.
• To have small gate-line attenuation, Ug must be large compared to ujc- 
To have small drain-line attenuation cuj must be small compared to iOc- 
Roughly, we must choose a FET with largest
Rds^ da
RiGgs
ratio. Adding a capacitance to the drain of each FET increases Cda and 
the o;j/a;d ratio.
• Go is the factor that determines the gain. It is rather insensitive to Xg 
and Xd- The main factor that increases Go is the
Cd Wc
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ratio. To increase the gain-bandwidth product choose a FET with highest 
9 m/Cd ratio and decrease Ud.
• To decrease ojj use an additional capacitance or choose a FET of large 
Rda- Be careful about the trade-off that occurs on the parameter Cd,·
• With the optimum gate-line design, the gate-line impedance will be 
around 40 17, so terminate the gate-line with a 40 17 resistor.
• The drain-line will usually have a higher impedance. Determining the 
low and high frequency values of the drain-line impedance, terminate the 
drain-line with a proper resistor.
3.5 Design, Analysis and Optimization
To start a design we must first define our design goals. In this work we 
defined our bandwidth to be the 2-18 GHz range. In this frequency range we 
previously put limits on the input and output return losses to be larger than 
10 dB. Additionally, we put the limit on the isolation of the amplifier, to be 
greater than 20 dB. Note that, return losses and isolation correspond to the 
20 X log of the inverse of the reflections(5'n and ^22) and 5'i2, respectively. We 
do not put a constraint on the gain, but we will try to get as much gain as 
possible. Here, one point is important; in the gain calculations we considered 
the voltage gain of the amplifier, whereas in the analyses of the circuits we will 
investigate 2^1 as the gain factor. Theoretically, these are completely different 
in definition and are related through the following equation.
<5'2i ( 1 +  F i)
(1 -f <5'ii)(l —  ^ 18 2 2 )  +  8 2 18 12 ^ 1 (3.45)
When 8 u and F/ are equal to 0, voltage gain and 821 are equivalent, and fur­
thermore for small values of Fl and 5n , voltage gain and 821 are approximately 
equal, but in our case F  ^and are not small enough, so that this approxima­
tion is only very roughly true. On the other hand, in the gain calculations we 
have assumed perfect terminations at the end of the gate and drain-lines, and 
assumed the load impedance to be equal to the drain-line impedance. These 
assumptions are not valid in the simulations, since single resistors are used as 
terminations, and the load resistance is taken to be 50- i7. That is; we do not 
expect the simulation results to fit our gain calculations, in fact, we know that
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they won’t. Those calculations give us the relative gain behaviour of different 
amplifiers and help us in the decision step.
Following the design steps mentioned in the previous sections, we must 
decide on a gate-line width. We showed that the higher the characteristic 
impedance of the microstrip-line is, the better inductances we produce (with 
less parasitics). Choosing the gate-line width 10 ¡xm we achieve the best gate­
line design in terms of bandwidth. An important point that must also be 
considered is the DC current obligations. As this is the gate-line, no signif­
icant DC current will flow. Similarly, the RF signal level will also be small. 
Therefore, using 10 ¡xm line width is appropriate for the gate-line.^
The MFC curve for 10 micron line is given by the Eq. 3.12 This curve is 
already plotted on the input capacitance curves of the FETs. The intersection 
points of this curve with the input capacitance plots give us the MFC of the 
corresponding FET, provided that the artificial line is designed optimally.
There occurs an intersection at 18.25 GHz between a 2-fingered FET of 
gate-width 100 microns with 100 percent bicis current(2 x 100%!.0) and the 
MFC curve. This FET seems suitable for the design of a 2-18 GHz amplifier, 
but still there are infinite number of possibilities for this job. We may use FETs 
with larger gate-width, but lower bias current. It is observed that, QmlCd is 
independent of finger width. When this ratio is plotted as a function of the 
bias level, it is seen that it reaches its maximum at 100% bias current. So 
2 X 100%!.0 FET is the best choice.
Using 4-fingered FETs may also be a choice, but when the maximum fre­
quency of operation curve is plotted on their input capacitance curves, it is 
seen that only 4 x 50 fxm FETs are suitable for operations up to 18 GHz. 
Again, for these FETs, gm/Cd ratio is independent of the width and reaches its 
maximum at 100% bias current. For this 100% bias current, the -  (l/Gd) 
product of a 4 X 50 g,m FET is slightly smaller than the gm — ( l /G j)  prod­
uct of a 2 X 100 fxm. Furthermore, the maximum frequency of operation of a 
4 X 50 fxm FET is around 17 GHz, so it is seen that 2 x 100 fxm FETs have a 
better performance ability.
As we have decided on our FET, we can design the gate-line. The input 
capacitance of the FET at 18.25 GHz is 0.298 pF. Then, the optimum Co is 
found as,
Co =  0.43 X 0.298 pF =  0.128 pF.
'‘ The transmission lines o f F20 Process are capable o f carrying 5 A /m m  line width.
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From this Co value, the length of the microstrip-line and its inductance is easily 
found through the equations,
Ig =  bi X Co =  454.0 fim
Lg = bi X 62 X Co =  0.4074 nH.
Then, all the parameters of the gate-line are determined. The important ones
are.
fg =  50.2 GHz Xg -- 0.544
Agifmax) =  0.29 {fmax =  18.25 GHz =l> X =  0.67)
Zg =  \ ^  =  38.34 ii (where Cg is the total gate capacitance)
V ^ 9
For this value of Zg it is suitable to terminate the gate-line with a 40 i) resistor. 
With this the design of the gate-line is complete.
The width of the drain-line is more important than the width of the gate­
line for reasons of biasing. In the drain-line there will be the bias current 
flowing, in addition to the higher signal level. 20 micron line-width is capable 
of carrying 100 miliAmps, which seems to be suitable. For this line width, the 
maximum frequency of operation curve is given by the Eq. 3.16. This curve is 
not useful at all in the drain-line design, since the output capacitance of the 
FET is much smaller than the input capacitance, but it is still used to limit 
the capacitance value that is added to the drains of the FETs.
The total drain capacitance is the sum of the original and additional drain 
capacitances, and the parasitic capacitance associated with the inductor used. 
Then, the inductor value is found through the equality of the cut-off frequencies 
of the gate and drain-lines. That is;
Lg X Cg =  L(i X C j
Solving this equation for the Id completes the amplifier design. Using /¿, all 
the required and important data can be obtained through the formulas given 
before.
For zero additional capacitance, the length of the line, /¿, is found to be.
Id =  1068 fim.
The inductance and the associated parasitic capacitance values are 
Ld =  b2 xld =  8.336 X 10"’' X 1.068 x 10“  ^ =  0.8908 nH,
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Cp = b3 xlg =  8.782 X 10~^  ^ x 1.068 x 10'^ =  0.0938 pF.
Then, all the parameters of the drain line, and also Nopt is determined.
/d =  2.2 GHz => xd =  12.44 
Adifma.) =  0.155 
Zd =  ^ =  76.47 i) where 
Cxd — Cd +  Cp =  0.1523 pF.
Zd is the impedance of the drain-line at low frequencies, and this impedance 
drops to ~  55 at high frequencies, so it is suitable to terminate the drain-line 
with a 60 f2 resistor.
Now, all the parameters of the amplifier are determined except the number 
of sections to use. Using Eq. 3.38, it is found to be,
Nopt =  4.64.
Intuitively, 5 sections will give more gain than 4 sections, but note that at 
18 GHz they will have approximately the same gain, whereas at lower frequen­
cies 5-section amplifier will have much larger gain. This shows that the gain 
flatness of a 5-section amplifier will be worse than that of a 4-section amplifier. 
Also a comparison of the gains of 4-section and 5-section amplifiers are done 
by the Pascal program through the formulas derived in the previous section. 
The gain of the 4-section amplifier is around 10 dB and drops to ~7 dB at 
18 GHz, and the gain of a 5-section amplifier is around 12 dB which drops to 
~7 dB also. It is clear that 5-section amplifier is not suitable for 2-18 GHz 
bandwidth, but it can alternatively be used as a 2-12 GHz amplifier, because 
in that band it shows quite a good performance.
With zero additional capacitance a good gain performance is obtained, but 
flatness and bandwidth is sacrificed. To see the alternatives, if we put the 
maximum allowable capacitance value at the drain of the FETs, which is found 
to be,
Ca =  0.2318 pF,
the frequency limit fd decreases to 1 GHz, and drain-line attenuation reduces 
to 0.072. On the other hand we find,
Nopt =  6.41, and
Zd =  34.97 H.
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With this capacitance the gain of the amplifier is decreased by ~  5 dB for the 
same number of sections. The sacrifice in the gain did not give the expected 
flatness performance. Therefore, a capacitance value in between may be a good 
solution.
Note that, the gain calculations we do here assume perfect terminations 
and perfect matched loads. However, in reality, the load will be 50 H and the 
terminations will be single resistors. In the first case we found Zi as 76.47 i) 
and the gain accordingly, but for a 50 H load the actual gain will be quite lower 
than that. For the second case, the situation is even worse since the gain is 
already very poor. For this reason, designing the drain-line with an impedance 
close to 50 fi is better, and gives more reliable results.
When 0.13 pF additional capacitance is used, the length of the line to link 
the drains is found as.
Id. — 660.5 //m.
The value of the inductance and the associated parasitic capacitance values are 
found to be,
Ld =  0.5505 nH, and 
Cp = 0.058 pF.
The other parameters are as follows :
Zd =  47.26 i),
u  =  1.36 GHz,
Adifmax) =  0.097, and 
Noj,t =  5.69.
The gain of this amplifier is around 10 dB for 6 sections, and 8.8 dB for 5 
sections, and drops to 4.5 dB at high frequency end, for both. This is not a 
good gain performance. Using 4 sections gives less gain, around 7 dB, but has 
an acceptable flatness.
One important point about these amplifiers is that; the inductor approxi­
mation to a short section of transmission line is valid for / <  A^/7, where \g 
is the smallest wavelength of interest.[12] A^/7 is about 900 fim for 20 fim line 
width. We may still use longer lines as inductors, but the approximation will 
not be as good. For this reason, using zero, or small additional capacitance in 
the amplifier will yield more indeterministic results, i.e the gain and bandwidth 
calculations done will predict the results in an unreliable fashion.
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Figure 3.24: Return losses and isolation
All the three amplifier examples mentioned above are written into separate 
netlists and simulated. Besides, their gain performances are compared for 
several N. In all, the return losses and the isolation are within required limits. 
For the third amplifier example, using 4 sections, the simulation results of the 
return losses and isolation are given in Fig. 3.24. The others are almost the 
same. Observe that, the simulation results fit in the predictions of our designs.
The amplifiers are compared, in terms of their gain performances, in Fig. 3.25, 
3.26 and 3.27. In Fig. 3.25 the gain of the first amplifier, with no additional 
capacitance, is plotted as a function of frequency for 2, 3, 4 and 5 sections. In 
Fig. 3.26 and 3.27 the gain of the other amplifiers are plotted for 3, 4 and 5 
sections. The results show that our predictions about the amplifier behaviour 
is quite good.
The increase in the gain introduces a degradation in the flatness. We previ­
ously said that using less number of sections than the optimum number may be 
useful in determining a flatter gain, which turns out to be true. Besides, it is 
also observed that, the actual optimum number is smaller than the calculated 
one, so using less number of sections is a very convenient way.
We said that smaller the total drain capacitance is larger the gain we obtain.
If we look at the gains of the three amplifiers for the same number of sections, 
we see that the amplifier with no additional capacitance gives the largest gain.
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Figure 3.25: No additional capacitance
Figure 3.26: Ca=0.2318 pF
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Here, two points are important. In spite of the increase in ujd for no addi­
tional capacitance, the gain performance does not degrade at low frequencies. 
The second point is that, although the drain-line attenuation decreases with 
increasing total drain capacitance, the gain flatness does not improve. The flat­
ness is dominantly related to the phase shifts of each section, and additional 
capacitances disturb the phase equalities and cause ripples, which can be seen 
in the second example.
The gains found in the calculations were quite high, but in the simulations 
we couldn’t get such good results. This is also predicted. As it is clear from 
the plots the closest results to the calculations were obtained from the third 
example, which has a drain-line impedance closer to 50 ii. When the perfect 
terminations and matched load conditions, cissumed in the calculations, are 
supplied to the simulator, the voltage gain obtained from the simulations fit 
the calculations, almost exactly. So, the reason for our failure to predict the 
amplifiers gain performance is mainly due to the fact that, employing real 
terminations and loads in the gain calculations is a too much complicated 
job, especially for any value of N. But, we now know, how we can use the 
calculation results, and how to interpret them.
To continue on the design we must choose a  sample and optimize it. We can
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Figure 3.28: Schematic of the first design
directly eliminate the second sample because of its poor performance. On the 
other hand we can eliminate 3- and 5-section amplifiers due to their small gain, 
and poor flatness. For the first sample the gain is larger, but not as flat as the 
other one. In fact, these are the same amplifiers. As the additional capacitance 
value is decreased, the response of the third amplifier should approach the 
response of the first sample, so optimization will probably find the best result. 
Preferring the gain flatness, we continue the design with the third sample using 
4 sections. The overall schematic of the amplifier is shown in Fig. 3.28.
Even without the optimization the amplifier performance is quite good. 
Besides, it shows a reasonably good gain flatness in the frequency range of 
operation. In spite of these facts, the design needs to be optimized. Optimiza­
tion may improve the gain performance, and it may also show us the amplifier 
response variation with respect to critical variables.
The optimization criteria we put, involves only the S-parameters, and puts 
the above specified limits on the return losses and isolation. For the gain of 
the amplifier, the criteria is put a little bit higher than the obtained one, in 
order to force the optimizer to search for a higher gain. This criteria forces the 
gain to be 6 dB with 0.5 dB ripple. Linear optimizer of Super-Compact with 
the gradient search routine is used for this optimization, and the gain response 
shown in Fig. 3.29 is obtained. The other S-parameters are still within desired 
limits. The optimization variables were the lengths of the transmission lines, 
values of the resistors and capacitors and FET parameters (finger width and
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Figure 3.29: Optimized gain of the first design
bias). The new values obtained by the optimizer are as follows:
bias current : h  =  ¡¿ss,
finger width : w =  105.69 //m,
Ig =  474.35 fim,
Id =  759.24 fim,
Ca =  0.10471 pF,
gate-line termination : Rg =  41.777 i) and 
drain-line termination : Rd =  44.48 i).
The design was optimized further, by a higher gain criteria, and random search 
routine was used as well as the gradient search, but the results obtained were 
not very much satisfying. By decreasing the capacitance value and increasing 
the line lengths, the optimizer was able to increase the gain, but only at low 
frequencies, which increased the gain ripple.
In this optimized design everything except the FETs and transmission lines 
are ideal capacitors, grounds, resistors, input and output terminals. In mi­
crowave circuit design, we cannot have such ideal elements, especially at such 
high frequencies. A capacitor may behave like an inductor, or an inductor may
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behave like a capacitor. Further, we may not be able to ground a node at 
very high frequencies. In microwave design, all the parasitic effects, even the 
smallest, must be considered and included in the design step. Therefore, we 
must also include these effects in the netlist of the amplifier, and re-optimize 
the design before going on to the layout step.
The equivalent models of the elements that are used in the designs are given 
in Appendix C. These models and their parameters are supplied by GEC- 
Marconi. When the ideal elements are replaced by their models the circuit 
performance changes, especially at low frequencies, but the change is not too 
significant. The return losses and the isolation only slightly change and does 
not violate our limits. The gain drops by 0.5 dB only at low frequencies, and 
stays almost the same for other frequencies. Besides this slight change may 
easily be compensated by optimization.
Note that, for the capacitor, the capacitance value and its parasitics are 
functions of layout dimensions, i.e they are functions of the capacitor size (they 
are parallel plate capacitors). When optimizing this circuit the optimization 
parameter will be the capacitor width rather than the capacitor value, so at 
the end we will obtain a circuit netlist which contains the physical information 
about the amplifier. The optimized circuit parameters are as follows:
bias current :
finger width : w =  104.84 fim,
Ig =  497.68 fim,
Id — 776.79 fim,
capacitor width : Xa =  12.573 fim => Co =  95fF,
gate-line termination : Rgoc =  38.103 and
drain-line termination : Rdoc =  40.277.
Resistors in GEC-Marconi are frequency dependent, and the above values rep­
resents the DC values of the resistors.
With these optimized values, the return losses and isolation are very similar 
to the plots of Fig. 3.24, whereas the gain is slightly increased. The circuit 
response is almost the same as the first optimized response. Now this design 
is ready for the layout step.
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3.6 Design Alternatives
The first design was made up of identical sections, having identical param­
eters, and Was optimized in the same manner. This approach does not result 
in a good amplifier performance, but it is very useful in seeing how things 
effect the amplifier performance. After this point the design can be improved 
considering several points.
In the previous design we saw that as the size of the transistor increased, 
the gain of the amplifier also increased, whereas the bandwidth decreased. The 
reason for the decrease in the bandwidth is that; at high frequencies the input 
capacitance of the FETs grow too much, so that, to design an artificial line of 
50 fi becomes impossible while keeping the cut-off frequency high. The increase 
in the gain is mainly due to the increase in the transconductance of the FETs. 
Under these treatments, the first section of the amplifier is more important 
than the others, in terms of the bandwidth, that is; the bandwidth of the 
amplifier is much more sensitive to the first section. As the drain capacitance 
of a FET is smaller, we cannot make the same argument, but for the drain-line 
the last section is important in order to match the drain-line to the load. We 
know that higher drain-line impedance means higher ideal gain, whereas due 
to 50 il load actual gain drops quite a bit below the ideal gain, so by some 
kind of tapering, i.e designing the first sections with high drain-line impedance 
and the last ones with smaller impedances may also increase the gain. To sum 
up, keeping the FET of the first section small, and enlarging the other FETs, 
and keeping the drain-line impedance of the last section small and enlarging 
the others is a way of increasing the gain of the amplifier. This method is not 
a straightforward one, and requires intuition and good optimization.
One important point is that, the additional capacitances at the drains of 
the FETs has a very good usage. To obtain a flat gain response, the phase 
shifts of each section must be carefully equalized. This can be done by fine 
tuning of the drain capacitances. When each capacitance is defined as separate 
optimization variable, the gain flatness will also increase.
This kind of an amplifier can be designed easily by defining every element 
as separate optimization variable. Only the bias currents of the FETs must 
be identical, because defining them separately requires each FET to be biased 
separately. On the overall, we have 4 finger widths, 4 capacitor widths, 2 
resistances and 10 line lengths, which makes up a total of 20 variables. Note 
that, in this design we are skipping one stage of the design procedure and
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Figure 3.30: Schematic of the second design
making the design directly using the equivalent models rather than the ideal 
elements. The optimization criteria for 5'2i is increased by 1 dB.
With this much of optimization variable, it is easy, for the optimizer, to 
improve although it takes time. The schematic of the optimized circuit and its 
gain response is shown in Fig. 3.30 and 3.31, respectively. Note that, due to 
the increase in the total gate width of the amplifier, 30 /im wide lines are used 
at the drain-line.
There is still one more thing that we can do to increase the gain. We 
know that as the line width of the gate and drain-lines decrease, the gain and 
bandwidth increase. In the drain-line, there is a minimum line width due to 
the bias current. If we assume that the bias current to the FETs is supplied 
from the output terminal, and furthermore if we put a DC-blocking capacitor 
in series with the drain-line termination, the line connecting the drains of the 
first and second FETs will carry only the bias current of a single FET®. The 
bias current of the first FET is,
/d  =  2 X 0.081(mm) x 200(mA/mm) =  32.2mA,
at maximum. Then, 10 fim wide line is sufficient for this portion of the am­
plifier. Similarly, the line connecting the drains of the second and third FETs 
will carry a current of 2 x (0.081mm -|- 0.124mm) x 200(mA/mm) =  81mA, 
for which 20 ¡im wide line will be sufficient. Utilizing this fact we may change
®The saturation current o f these FETs is 150(mA/mm) on the average, and 200(m A/m m ) 
at maximum
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Figure 3.31: Optimized gain of the second design
the line width at some portions of the drain-line and increase the gain. This 
change can be done through the formula given 3.46, where subscript 1 denotes 
the original values, and subscript 2 denotes the new values.
_  ^lyÆ^TTT
'  ^02v/e¡77? '
(3.46)
In fact, these values will further decrease during an optimization, since by 
decreasing the line width, we also decreased the parasitic capacitance values 
associated with the inductors. In this case, the need for the inductance de­
creases also. The results of this change is not shown here, but included in the 
layout step.
A very good and convenient way to increase the gain is to use dual-gate 
FETs instead of the usual single gate FET. We know that as the size of the 
transistor increase, the bandwidth decreases while the gain increases. A dual­
gate FET is a device which has a larger transconductance for the same value of 
the input capacitance. Then, larger gain-bandwidth products are attainable. 
The only disadvantage of a dual-gate FET is that, it introduces a potential 
stability problem, which did not occur in the single-gate designs. Dual-gate 
FETs are very similar to single-gate FETs, but it has two gates rather than one.
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Figure 3.32: Cascode connection
One of them is AC grounded and the other one is RF excited. The amplifiers 
with dual-gate FETs show very good performances, [5]. The dual-gate FET 
geometries and models are not supplied by the foundry, so it is impossible for 
us to work with dual-gate FETs.
There is one special type of two FET circuit, called the cascode connected 
FETs, which has a similar characteristic to a dual-gate FET. The cascode 
connection is the way a dual-gate FET is modeled. In short, this kind of 
connection can replace a dual-gate FET, which we will do here. The schematic 
of a cascode connection is shown in Fig. 3.32. Cascode connection can be 
viewed as a way of increasing the output impedance of a FET which increases 
the gain also. Since the FETs are connected with an inductor, which has larger 
impedance at higher frequencies, the high frequency gain of the distributed 
amplifiers with cascode connected FETs is improved. Furthermore, it shows 
a peak in the gain performance at high frequencies (around the high frequency 
edge). Furthermore, cascode connection is a way of increasing the Rds x Cds 
product.
Using the same arguments that we have said for the second amplifier, the 
design of the third amplifier, whose schematic is shown in Fig. 3.33, is done 
and optimized.
Due to the cascode connection the isolation of the amplifier increased over 
30 dB. The return losses are still within desired limits. Because we have now 
larger gain potential, by sacrificing some gain, the bandwidth of the amplifier 
is increased to 2-20 GHz, and still the gain of the amplifier is over 10 dB. The 
S-parameter plots of this amplifier is shown in Fig. 3.35 and 3.34.
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Figure 3.34: Return losses and isolation of the third design
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Another design alternative suggested and implemented by Yalcin Ayasli, 
[3], is adding series capacitors to the gates of the FETs. In this way the total 
gate capacitance is decreased. Although a voltage divider is formed, we can 
now use bigger transistors with larger transconductance, and so compensate 
the gain drop across the voltage divider. Assume that we put a capacitance 
equal to the input capacitance of the FET, then the total capacitance is halved, 
with a 50% voltage drop, but now we can use twice as big transistors, which 
has twice as large transconductance, so that we compensate the voltage drop. 
In this way the gain of the amplifier does not increase, or may even decrease. 
The advantage of this kind of amplifier is that, as we are now using larger 
FETs, the power output, or the current capability of the amplifier improves. 
This method is very useful, and easy to implement, but falls a little bit out of 
the scope of this work, so it is not implemented.
Gain flatness of the amplifiers has an importance such that, improvement 
in the gain flatness increases the number of stages that can be cascaded. When 
two identical amplifiers are cascaded, the ripple magnitude in the gain response 
doubles. It is possible that, we can use two amplifiers that are not identical, 
but optimized together, such that gain peaks and minimums of these amplifiers 
compensate each other to obtain a remarkable gain fiatness.
Chapter 4
TOOLS FOR THE REALIZATION OF A  
M M IC DESIGN
4.1 GEC-Marconi’s F20 Process
Every technology has different characteristics. This difference comes from 
the process specifications, as well as the geometries of the active and passive 
elements. Because of this, the above designs are process specific, and must be 
changed completely for another process.
The process we are using is the GEC-Marconi’s F20 Foundry Process which 
is a high performance GaAs process, based upon direct ion-implantation into 
semi-insulating substrate, providing performance to frequencies in excess of 
20 GHz. The undoped substrate has a resistivity of 10® ilcm, whereas the 
implanted GaAs has 180 fl/sq. To achieve higher resistance values the im­
planted GaAs may be trimmed optionally to form mesa resistors which have 
300 il/sq resistivity. FETs are fabricated utilizing 0.5 //m gate lengths with 
T i/P t/A u  gate metallizations. In this process, two metallization steps are em­
ployed. These metallization levels are separated by a composite silicon nitride 
and polymide dielectric layer which enables the realization of crossovers and 
complex circuit topologies without the need for airbridges. On the other hand 
two separate dielectric layers give us the flexibility to build two different types 
of metal-insulator-metal(MIM) capacitor to be fabricated with high and low 
values of capacitance per unit area. Through-GaAs vias are also available, 
which can also be connected to the source of the FETs to minimize the source 
inductance. Besides, the existence of these vias allow great flexibility in circuit 
topologies and eliminate costly and performance limiting wire bonds to ground. 
The final die thickness is 200 цт for optimum performance.
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In short there are a total of nine layers. These layers and their corresponding 
process steps are listed below;
Layer 1 (M esa) : Electrical isolation of active areas (FETs and resistors).
Layer 2 (M l)  ; Alloyed ohmic contact metallisation. It is used to establish 
the source and drain connections of the FETs and the contacts of the resistors. 
This metallisation has a sheet resistance of 130 ±  30m i7/s^ and it is NOT used 
for interconnections.
Layer 3 (M esa Trim ) : Defines the portions of the active areas which 
are to be etched. This etching is done to build highly resistive mesa resistors.
Layer 4 (M 2) : This is the first level metallisation used in first level 
interconnections. It is also the Schottky contact metallisation to form FET 
gates, low level electrodes of MIM capacitors, base metallisation of the bond 
pads and lastly it is used in the construction of the interdigital capacitors. The 
metallisation has a sheet resistance of 55 ±  10m il/s^  and capable of carrying 
5 Amps per mm. line-width.
Layer 5 (N itride 1) : Low level dielectric used for the passivation of 
active areas of FETs. It has a dielectric constant of 7.2 ±  0.3, and a thickness 
of 0.4 //m. It is the dielectric in MIM capacitors, and gives high capacitance 
per unit area values.
Layer 6 (P olym ide) : Dielectric mainly used for the isolation of the 
two level metallisation, which is thicker(3.5 fxm) and has a low dielectric 
constant(3.4 ±  0.2). It is also used as the dielectric in MIM capacitors to 
give low inductance per unit area.
Layer 7 (M 3) : Second level metallisation used in the second level inter­
connections, multi-turn spiral inductors, top electrode of the MIM capacitors, 
transmission lines and bonding pads. As for M2, Au is used for this metallisa­
tion. It has a sheet resistance of 10±2.5 il/sq and is capable of carrying 5 Amps 
per mm. line-width. Due to its low sheet resistance second level metallisation 
has a lower loss than the first level.
Layer 8 (N itride 2) : Encapsulates the entire circuit with bonding areas 
left open.
Layer 9 (V ia) : Defines through-GaAs vias.
F E T  devices are fabricated using 0.5 fim gate length, and source vias to
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Figure 4.1: Geometry of a standard 4-fingered FET
ground are also available, which make these FETs usable in circuit applications 
over 20 GHz. There are three optimum device profiles available for different 
device types which are IG(standard MESFET), IS(switching MESFET) and 
IMP(medium r.f, power MESFET), but geometries and the linear models are 
supplied by the foundry includes only the standard MESFETs. In the amplifier 
designs this standard MESFET geometries and models are used. The geometry 
of a standard 4-fingered MESFET is shown in Fig. 4.1.
The linear electrical models for standard MESFETs are given in a bias 
dependent, scalable format. These models cover devices with either 1, 2, 4 or 
6 gate fingers of unit finger width which can vary between 50 fim and 175 fim 
in 1 fim steps. The bias current is allowed to vary within the range 10% to 
100% of Idss, the saturated drain current. Vds is fixed at 5V. The models 
are given in Appendix A. The mean saturated current figure, Idss, for these 
FETs is IbOmAfmm and 200my4/mm at maximum. Note that FETs of any 
finger number or any finger width can be build, but the models are valid and 
guaranteed for those FETs with the limitations above.
The geometries and the models for the diodes and dual-gate FETs are also 
available, but not supplied to us.
Inductors in F20 process are realized in three ways. One of them is using 
short length of transmission line which we used in the designs. For higher in­
ductance values, spiral inductor geometries and their lumped equivalent models 
are available. Closed form expressions are supplied by the foundry to express 
each element of the equivalent circuit in terms of the number of turns of the
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spiral. The model is valid for integer or quarter integer turns between 1 and 
7, which covers the range 0.35 nH-13 nH in discrete steps, and is given in Ap­
pendix C. For even higher inductance values stacked spiral inductors are also 
available whose equivalent lumped model is given for integer or quarter integer 
turns between 1 and 5, which covers the range 0.5 nH-18 nH in discrete steps. 
Stacked spiral inductors give higher inductance per unit area, so they are used 
where large inductance is needed in a small area. The models for the stacked 
spiral inductors are also given in Appendix C. The planar spiral inductor is 
built using M3 layer only whereas stacked spiral inductor utilizes both M2 and 
M3 layers. The geometry of planar and stacked spiral inductors are shown in 
Fig. 4.2. Again, note that larger inductors with larger turns can be built, but 
the models does not predict their behaviour well enough.
The models given are valid only for those dimensions given in the Fig. 4.2. 
With this width these inductors are capable of carrying up to 60 miliAmps.
C apacitors supported by the F20 Foundry Process have two basic types. 
One is the overlay, and the other is the interdigital capacitor. Overlay capac­
itors are formed in two ways. Polymide Overlay Capacitors uses the M2 and 
M3 as the bottom and top plates and no vias are open in the dielectric, so the 
dielectric between the plates is thick giving low capacitance values, typically 
up to 2.5 pF. These capacitors have breakdown voltages about 200V. Silicon 
Nitride Overlay Capacitors also use M2 and M3 as the parallel plates, but a via 
in the polymide is open. Since, only silicon nitride is left as the dielectric, the
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Figure 4.3: Geometry of overlay and interdigital capacitors
capacitance values attainable with this type is larger^, typically up to 59 pF. 
Silicon nitride capacitors have breakdown voltages around GOV. The structure 
of a silicon nitride capacitor is shown in Fig. 4.3. A polymide capacitor is 
different from the silicon capacitor by the absence of the Poly layer .^
Interdigital capacitors are used for very low capacitance values, typically 
less than 0.5 pF, or at very high frequencies. The structure of a 6-fingered 
interdigital capacitor is also shown in Fig. 4.3. The dimensions are restricted to 
the values given in the Fig. 4.3, and the number of fingers is restricted to values 
between 6 and 20. Interdigital capacitors is built using М2 metallisation, and 
must be in square dimensions (so are the overlay capacitors). The restrictions 
given for both capacitors constitute the standard capacitors of the foundry 
whose models are given in Appendix C. Other non-standard geometries or 
values can be employed but the validity of the equivalent lumped models are 
not guaranteed.
R esistors of the F20 Foundry process come in two types. In fact, there is 
only one source of resistance, the doped substrate. The doped substrate has a 
resistivity of 180 ±  15 Ct/sq which is used for small resistance implementations. 
When this doped substrate is etched, the thickness of the conducting region is 
decreased, increasing the resistivity to 300 ±  30 VI/sq. This etched substrate 
is used to built larger resistances. A resistor is implemented by first defining 
the active area by Mesa layer, then ohmic contacts are established using Ml.
* silicon nitride layer is much thinner than the polymide layer, and has a larger dielectric 
constant
^Poly corresponds to a via in the polymide layer
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Figure 4.4: Geometry of an etched resistor
If desired the mesa layer is etched. In the next process step silicon nitride and 
polymide is covered over the entire area. Contact to M3 is made through the 
vias in the dielectrics. The structure of an etched resistor is shown in Fig. 4.4.
The model of these resistors is given in Appendix C, and has no restrictions 
put on them, i.e. they are valid for all possible resistors allowed by the layout 
rules. In general, these resistors are nonlinear resistors, and has to be operated 
in their linear region. The cause of the nonlinearity is the magnitude of the 
electric field, so the linear region depends on the length of the etched mesa^. 
Finally, the contact resistances must also be included in the calculations, which 
is given as (1080 ±  120 i)x)W idth.
F20 Foundry Process resistors are frequency dependent, and the values 
calculated using the resistivities given above gives us the D.C. value of the 
resistor. Besides the resistance value depends also on the orientation of the 
resistor.
Transmission lines can be built using both M2 or M3 layers, but clearly 
using M2 will increase the attenuation. The most important point of the F20 
Foundry Process is that it does not use airbridges. Because of this, disconti­
nuity models available in commercial software packages does not predict the 
actual behaviour very well. The common transmission media is microstrip.
^The etched MESA is assumed to be uniform such that we can write the relation E = V/d. 
E is the magnitude o f the electric field, V is the voltage amplitude and d is the length o f the 
etched MESA. Depending on the etched length, the linear region o f the resistor is determined 
in terms o f the voltage amplitude appearing on the resistor
Bond Pad
M3 M2 Nit2 Poly
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Figure 4.5: Geometry of a Bond Pad and a Via
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All the data for the microstrip media is supplied by the foundry and given 
in Appendix C. Transmission media other than microstrip, such as coplanar 
waveguide, can be employed, but no models are supported. Besides, coupled 
line models are not available, so the models of the commercial software pack­
ages must be used.
Interface com ponents are the elements that connect all the others to the 
outside world. Vias and Bond Pads establishes the connections to the ground 
and to the external terminals, respectively. Bond Pads are built using the two 
level metallisation with dielectric vias in between, and a Nitride 2 via on top. 
The minimum size of a Bond Pad is 120 fmi x 120 //m. The through GaAs via 
diameter is 50 //m, which is the only allowable via size. Besides all through 
GaAs vias must be placed centrally beneath a standard bond pad. The models 
of these components are also given in Appendix C, and the basic structure of 
them are shown in Fig. 4.5.
The Bond Pad shown in the figure is an M2 based Bond Pad. If required. 
Ml based Bond Pads can also be built by changing M2 with Ml.
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4.2 c a d e n c e ’s Layout Tool and Marconi’s element 
library for F20 Process
Layout step is the replacement of the lumped elements by the layout ele­
ments. We had already optimized the circuit in terms of physical dimensions, 
and now, the elements wdll be turned into a union of polygons which correspond 
to the physical layers of the process. These layers and the element geometries 
were given in the previous section, and now, they will be used in constructing 
the layout of the circuit.
In the first days of the IC technology, the polygons corresponding to physical 
layers were drawn by hand on paper, and the masks were prepared using these 
sketches. After then, CAD tools appeared to simplify the drawing step. In 
CAD tools, each layer is separately defined, and drawing the layout simplifies 
to choosing the relevant layers and defining the polygons. We have 9 layers and 
a lot of elements. Each element contains at least one layer and one polygon 
(a transmission line), but is usually more complex than that. For example, a 
FET contains 8 layers, and a total of 22 polygons most of which are complex 
structures. Because of the complexity of this job, a CAD tool which has easy 
control over the dimension and layers is required in the layout step.
Usually, several back-annotation steps are performed on the design to reach 
the best results. This means several re-drawing of the circuit layout in an 
iterative way. Even with a computer, drawing the whole layout several times 
becomes a very hard work. The CAD tool we need must have the capability to 
store the user defined structures and create a copy of it when recalled, so that 
we can define the possible structures as standard cells and use them in case 
of need. A FET may be 1, 2, 4 or 6-fingered, with unit finger width varying 
between 50 ¡im and 175 /xm in 1 /xm steps. This makes a total of 4 x 126 =  504 
separate cells, so it is still a hard job and a lot of memory. The solution to this, 
is defining the basic structure of each element and programming the computer 
such that it produces a copy of the element with the required specifications. 
This is, in fact, a parameterised cell library. The CAD tool that will be used 
must also support this kind of a library.
c a d e n c e ’s layout tool is mainly for this purpose and has all the proper­
ties mentioned above.
The name of the tool produced by CADENCE is Opus4 and the version 
number is 4.2a. In Opus4 it is possible to build libraries. Each library created
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has its own technology file and is independent of each other. Every library can 
refer to or use any other library. The technology file, specific to each library, 
contains all the information about the library. These technology files are in 
machine code and are parts of the library, but they can be dumped into text 
file and edited. They are written in a special kind of language called Skill, so 
that the technology file can be modified in any way, obeying the Skill language 
rules, and reloaded into the library. In this way it is possible to build process 
specific libraries.
Libraries have cells in them. These cells correspond to elements, and every 
cell in a library obeys the rules of that library. Every cell in the library has a 
component description format(CDF). CDF contains all the data for that cell. 
For example for a capacitor, the size, the capacitance or parasitic effects or 
some other property of that capacitance may exist in the CDF of the capaci­
tor. This CDF is user defined and can be extended as much as needed, it may 
even contain nothing, but then no data can be allocated with that cell. In 
fact, CDF is a way of allocating data with the cell. Around this CDF are the 
cellviews of that cell. They are connected to the CDF and therefore to each 
other. These cellviews may be viewed as the faces of a die. These cellviews 
are also user defined and specified in the technology file of the library. Most 
common cellviews are layout, schematic, symbol, and probably some commer­
cial simulator name. Clearly the first three contains the corresponding views 
of the cell. In the cellviews with simulator names contains the data required 
for the simulations. Then under each cellview are the versions of that cellview. 
The schematic of this structure is shown in Fig. 4.6.
CADENCE is a high level CAD tool. It can be programmed in such a 
way that drawing and extraction of the circuit layout reduces to several key 
strokes. Not in microwave design, but for digital designs the library can be 
created such that, back-annotation is also done automatically. This is not 
possible in microwave design because the location of the elements, as well as 
their values are of great significance.
Schematic view usually contains the schematic equivalent of the cell, and 
the symbol contains the symbol associated with the cell. These are also user 
defined. The layout view of the cell is quite different. It contains the layers 
that correspond to physical masks, and is in real dimensions. All the views are 
connected to the CDF of the cell.
As seen from the Fig. 4.6 any number of cells can be built with any view 
defined. Any cellview of a cell can use the same view of any other cell from the
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Figure 4.6: Structure of a library in CADENCE
same or from another library as a part of its body. Besides, the geometry of 
the layout can be parameterised. This is done by using the parameters defined 
in the CDF of that cell. To do this the basic structure of the layout element is 
drawn, and the reference dimensions are given, then how to modify this layout 
using the parameters obtained from the CDF is taught to the library. For 
example the CDF of a capacitor element may contain the size of the capacitor. 
While drawing the layout the library takes the size of the capacitor from the 
CDF and compares it with the reference value. Referring to the difference 
between these, it either stretches in or out the basic layout drawn. Usually the 
parameters defined in the CDF contains at least one variable parameter, so 
that when recalled, the program asks for this variable and generates the layout 
using it, then we are able to produce the element in any size. For example 
the CDF of the FET contains the number of fingers and the unit finger width 
as a variable parameter, and a FET of any size and of any finger width can 
be produced by just assigning these variables some values. All the elements, 
except the inductor, are built in this way. The inductor is an exception to this 
because it is not a compact geometry but a spiral. The inductors are built 
using the standard cell method. The inductors of allowable size are drawn 
separately, and are saved into another library, and when an inductor of some 
value is needed, the main library searches this inductor library for the closest 
inductor value and carries it to current cell.
The CDF of a cell usually contains the following parameters: the value of 
the element it corresponds to, the size of the element, and/or the finger number
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(for FETs and interdigital capacitors), or number of turns (for the inductor). 
These are the parameters that define the shape of the element. Besides, these 
elements have equivalent models, and model parameters that are dependent on 
these CDF parameters. Usually the parasitic values of the equivalent model are 
also defined in the CDF. The problem here is how the library calculates these 
values. This is done by some sort of technology file written in Skill code. This 
file takes the input parameters, and calculates the required data and places 
them in the CDF. For example, one of these Skill routines takes the line width 
as an input and calculates the line impedance. Some other routine calculates 
the FET parameters using the bias current finger width and finger number 
inputs.
Many other things are defined in the CDF of a cell. The most important of 
the remaining is the simulator definitions. In CDF, the way to create a netlist 
for a simulator, or the name of the Skill routine that do this is defined, so the 
most important property of the library is utilized. When a circuit layout is 
drawn, and extracted, the netlist of the layout is generated. Each simulator 
has its own characteristic and netlist format, so while generating the netlist 
a procedure specific to the simulator must be used. These are all in Skill 
code. Extraction from a layout is done in the following way. The layout is 
searched, and all the elements previously defined (parameterised or standard) 
are replaced by their schematic equivalent if it exists, or by their symbol. 
Besides, transmission lines and discontinuities due to the interconnections are 
also extracted. In Opus4 schematic extraction is also possible.
Since we are using F20 Foundry Process, we had to build a library as ex­
plained above. The descriptions given above are, in fact, a little bit abstract for 
those who haven’t used such a library. As a short summary, the library created 
for the F20 Foundry Process, named F201ib, has all the elements described in 
the previous section. What F201ib does is that, when one of these basic ele­
ments is called from another cell (possibly form another library), it asks for 
the variable parameters. Using these, the library calculates the parasitics, or 
the model parameters, or what is pre-defined. Then it attaches these values, or 
model parameters to the cell. On the layout view, the required element with 
the defined specifications is drawn. The drawings are done with parametrised 
cells, which are inherited in the library. The calculations and the assignments 
are done with the help of some Skill routines. These routines are also process 
specific. The file containing these routines is given in Appendix D.
On a layout view the visual things are the layers only, but the cell itself 
contains all the required data. That is, placing a capacitor in the layout is
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equivalent to drawing the geometry, calculating its equivalent model, and at­
taching it to some other face. The calculations are beised on the models and 
model parameters given in Appendix C.
In addition to the strict geometries and models given, F20 Process also has 
separate design rules. These are the technical limitations of the process. These 
design rules are also programmed into the library. In fact, these design rules 
are also written in Skill code and can be loaded to any library.
4.3 c o m p a c t ’s simulation tool, and EXPLORER
As stated before Super-Compact(version 2.06.2) of Compact Software is 
used as a simulator. Super-Compact is a linear circuit simulator, and hcis a 
linear optimization option.
As for all simulators, a circuit file must be prepared for Super-compact in 
order to make simulations. This circuit file has a format specific to Compact^. 
The circuit file is made up of blocks. Each block contains a certain description 
needed for the simulation. In the circuit description block the topology of the 
circuit, i.e, the elements, their connections, and external ports are defined. The 
other blocks are the frequency, output, optimization and data blocks. In the 
frequency block the frequencies for which the simulations will be done is spec­
ified. In the output block, the data that will be printed or plotted is specified, 
but, in fact, whatever specified, at the end of the simulation it is possible to 
see every possible output in screen or in graphics format. The optimization 
block is required only if optimization is done, otherwise it is not needed. It 
contains the optimization criteria. Data block is also optional. It contains the 
definitions of the labels defined in the circuit description block. The outputs 
can be in screen format, which gives the output data in documentation form, 
or in graphics format, which plots the output on a coordinate-axes or on smith 
chart.
Super-compact makes the frequency analysis of the circuit. Compact Soft­
ware has also Microwave Harmonica which makes the nonlinear analyses. Non­
linear analysis involves the time-analysis of the nonlinear portion of the circuit 
and the linear (frequency) analyses of the rest. Time analysis is needed for 
the nonlinear description of the circuit, but don’t have the ability to take care 
of the transmission lines, because transmission lines cannot be defined in time
‘’ More or less the file format is very similar in all simulators
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domain. For the portions of the circuit that contains only linear elements, 
linear analyses is fast and sufficient, but fails in the nonlinear portions. As a 
reliable nonlinear model for the F20 FETs is not supplied, the nonlinear anal­
yses of the amplifier is omitted. Although distributed amplification is a linear 
amplification technique, doing a large signal analyses is a good practice. This 
may remain as a future work.
In the circuit description block, a number is given to every node in the 
circuit, and ground is always taken to be 0. Then the elements are defined 
between the nodes. To see the elements available in Super-Compact the ele­
ment catalogue of it can be looked up. It contains the basic lumped elements, 
as well as the basic active devices, such as FETs, BJTs and diodes. Besides, 
it contains discontinuity elements, such as Bend, Tee, Cros, Step and many 
more. These discontinuity elements have certain models and governing equa­
tions associated with them, and these models and equations are employed in 
circuit simulations. It does not solve the field equations and determine the 
S-parameters accordingly, so it is quite unknown, how the models predict the 
actual behaviour.
F20 Foundry Process avoids the use of airbridges, which is not very com­
mon, so the commercial simulators may become insufficient to predict the be­
haviour of the F20 process, even for a single transmission line. This is also 
stated as a warning by GEC-Marconi, and corrections for isolated bends are 
given. In the layout step, it shows that isolated bends(which are defined as 
bends that are at least 250 y.m apart) rarely occur, and the bends that oc­
cur are usually coupled to each other. The correction data for these coupled 
bends, as well as for tee-junctions and crosses, is not supplied, so we are to 
use the discontinuity models of Super-Compact directly, which is better than 
nothing. Still, there is one more thing that can be done, which is to simulate 
the discontinuities with an electromagnetic field simulator, and use the data 
obtained from them.
EXPLORER(preliminary version 1.0) is a 2.5 dimensional magnetic field 
solver, and solves simple microstrip structures. The geometry and the substrate 
specifications are given as input and it solves the geometry numerically for the 
specified frequencies. As it does the solution numerically, the geometry must 
be digitized. The higher the resolution is, the results approach to reality more, 
and on the other hand, higher resolution means longer run times. The run 
time of the program increases exponentially with the total number of grid 
points defined. Besides, there is a limit on the number of grid points that can 
be defined, so the geometries solvable by EXPLORER is quite limited. For
82
Figure 4.7: S21 of a 10 micron bend with S.Compact and EXPLORER. 
EX.1:144, EX.2:484 and EX.3:1936 grid points.
simple structures like bend and step, EXPLORER is capable to find solutions 
for exceptable resolutions. For more complex structures, the resolution has 
to be higher, in which case EXPLORER may fail, and for low resolution the 
results are unreliable.
At high frequencies the wavelength decreases, and so the effective resolution 
drops at high frequencies. That is, the solutions found by EXPLORER may 
be reliable only at low frequencies. For a bend of 10 ¡jim width, the solutions of 
EXPLORER for various resolution, and the solutions of S.Compact are shown 
in Fig. 4.7 in terms of the S-parameter 5'2i.
In Fig. 4.7, the plot with smallest S21 is obtained from S.Compact and the 
others from EXPLORER. The size of the microstrip bend structure input to 
EXPLORER is 144 As the resolution is increased, 2^1 decreases, ap­
proaching the plot of S.Compact.The highest grid number used is 1936 and is 
still above the plot of S.Compact. It is clear that changing the grid number 
changes the solution found by EXPLORER, but the plots are always above 
the plot of S.Compact. In other words, we may tactually state that, the model 
assumed by S.Compact is more pessimistic than reality. The same comparison 
is made for more complex structures, and for other discontinuities also, and the
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Figure 4.8: A coupled line structure
results show that S.Compact predicted always the worst case. These observa­
tions give us the strength to use the S.Compact models of the discontinuities.
S.Compact also has coupled line models, and uses a proprietary full-wave 
spectral domain-based algorithm to solve the coupled line problems. For rea­
sons stated before the reliability of these analyses is also unknown. When EX­
PLORER is employed to analyze the coupled lines, it is seen that S.Compact is 
again predicting the worse case. For the highest possible resolution (more than 
15000 grid points), 5'2i of a coupled line of width 10 nm, separation 128 (im 
and length 200 fim (as shown in Fig. 4.8) is compared in Fig. 4.9. The plot 
with smaller 6'2i belongs to S.Compact. It is not shown in the figure, but 
with decreasing resolution the plot of EXPLORER increases further above the 
plot of S.Compact. In spite of these results, we observed that EXPLORER is 
insufficient in analysing this kind of coupled structures.
For couplings concerning more than three lines EXPLORER fails, and we 
have no chance to compare it with S.Compact. Nevertheless, as no data is avail­
able from GEC-Marconi, on these coupled lines, we have to rely on S.Compact.
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Figure 4.9: S21 of a coupled line from S.Compact and EXPLORER
Chapter 5
ANALYSIS OF THE FINAL LAYOUT
5.1 Layouts
Three designs were made using the GEC-Marconi’s F20 Foundry Process. 
All of these designs were drawn into layout using the parameterised F20 library 
created for CADENCE’s layout tool. First of the designs has been finished on 
May 1993, and sent to the May 1993 Process Run of EUROCHIP. The other 
two were sent to the October 1993 run. The finished chip of the first design 
has been received, and the other two are still being fabricated.
Utilizing this parameterised library, the layout step is quite simple. The 
elements are chosen from the library and is placed on the design cell, then the 
connections are established using the two level metallisation. The raw design 
is complete, but connections to the external world must be done. These are 
the input, output and bias ports. After adding the bias ports, one more thing 
must be considered. Due to the bias, added to the circuit, gate and drain-line 
terminations will be faced with an additional DC potential. To prevent a DC 
current flow through these resistors, DC coupling capacitors must be added in 
series with the resistors. The capacitance values must be such that, even at the 
lowest frequency, they must be effectively short. On the other hand, isolation 
of the RF and DC sources external to the chip must also be satisfied. This 
requires a series inductance with the bias source, such that it is an effective 
open circuit at the lowest frequency of operation, and a series capacitor with 
the RF source and load, which are effective shorts at the lowest frequency of 
interest. These required capacitance and inductance values are quite large, 
and for the inductor it is almost impossible to build on chip, or even if that 
is done it may cover a space bigger than the amplifier itself. Because of this, 
these elements must be supplied externally. Usually, the measurement and the
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biasing devices used contain these as a part of their body, or the wire carrying 
the bias voltage is usually long enough to block RF. That is, usually these 
elements are not needed.
The first of the designs have the bias conditions given as,
=  5F,
Id =  has => Vgs =  OK
As the drains of the FETs are connected through transmission lines, which are 
DC short, feeding the drain line from anywhere with 5V is sufficient to satisfy 
the drain bias. But, it must be noted that if the bias source does not have an 
internal circuitry to block RF, an inductor must be used, or a bias-tee can also 
be employed. As we can give the bias from any point on the drain-line we can, 
as well, supply it from the output port, and save a pad area. The drain-line 
termination resistance is about 50 Í), so a bias voltage of 5V, means a current 
flow of 100 mAmps. To prevent this, a DC blocking capacitor is added, with 
the limitation,
27t X 2 X 10® X Cdc >  0.02.
Satisfying this, a 30 pF capacitor is used. On the gate side, we have Vga =  0, 
so a DC blocking capacitor is not required.
With the addition of the DC blocking capacitors, DC and RF ports(Bond 
Pads), the layout of the amplifier is complete. We have introduced new el­
ements, parasitics and discontinuities to the circuit. These effect the circuit 
performance quite a lot, so a new netlist of the circuit is extracted from the lay­
out drawn. Defining the optimization variables, this new circuit is optimized. 
As the size of the circuit has increased, the optimizer faces great difficulty in 
determining an optimum. Besides, due to excessive parasitics the performance 
of the amplifier drops, from the schematic performance. In anyway, the opti­
mizer finds some optimum. The new values for the optimization variables are 
then back-annotated into the circuit layout. This does not finish the layout 
step, as we do not have control over the discontinuities, their effect change 
with every optimization, and every time a back-annotation is made, a need for 
a further optimization occurs. Then the final layout is obtained through some 
sort of an iteration. This requires several back-annotation steps. With the 
help of the parameterised library, this back-annotation step is made simpler, 
but it is still the most time consuming step.
This final optimization step can be restricted with only one optimization, 
in which most of the improvement is made, and save a lot of time. This is not
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done in this work, and the best that can be obtainable is searched. The final 
layout obtained from the optimizations, and the one that has been sent to the 
EUROCHIP run of GEC-Marconi and fabricated is shown in Appendix E.
The simulated S-parameters for this layout are given in Fig. 5.1 and 5.2. It 
is clear that, return loss and isolation criteria are still satisfied, but the gain 
is 1 dB less than the schematic gain of the amplifier. This loss in the gain 
can be accounted for the additional parasitics, introduced into the layout. The 
minimum and the actual noise figures of the amplifier are also plotted and 
shown in Fig. 5.3. Besides, the amplifier satisfies the stability conditions.
The next two designs were sent to the October 1993 run of EUROCHIP, and 
they are still being fabricated. These two design were made with alternative 
thoughts and with the experience of the first.
In the first design, drain capacitances were used. If the layout is carefully 
investigated it is seen that, these capacitors are very small in dimension. To 
connect this capacitor between the drain of a FET and ground requires short 
sections of transmission lines, bends, contacts and steps. On the other hand, 
it introduces crosses to the drain-line. It is discovered that the effects of these 
elements, which are introduced by the capacitor, cancel the effect, or the use.
88
Figure 5.2: S ll, s22 sl2 of the first layout
Figure 5.3: Minimum and the actual noise figures of the first layout
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of the capacitor. Using a polymide capacitor, rather than the silicon nitride 
capacitor (this increases the capacitor size) may decrease this side effects, but 
this time it will introduce more coupling effects, which are unpredictable. In 
fact, it is seen that, when these capacitors are simply removed, without chang­
ing anything, the gain response of the amplifier improved, with only a slight 
degradation in the output return loss. Relying on these observations, while 
drawing the layouts of the alternative designs, these drain capacitances are 
omitted, and the optimizations are done accordingly.
We had previously said that, one of the utilities of the additional drain 
capacitance is to make the fine tuning of the phase shift of each section. When 
identical capacitors are used, as in the case of the first design, and forced to 
stay equal during the optimization, they cannot be efficient enough in fine 
tuning. In order to obtain maximum utility from these capacitors, they must 
be free to vary independently, so that fine tuning can be done. This thought 
was implemented in the alternative designs. With the removal of the additional 
drain capacitances the chance of fine tuning has also been removed. After this 
point it was discovered that there exist a better way of doing this. The same 
fine tuning of the phase shifts can be done by series inductance with the drain 
of each FET, as well as a shunt capacitance. Besides, these inductances can 
be realized using short sections of transmission lines, with minimum parasitic 
effects. There is one more advantage of using inductance rather than shunt 
capacitance, which is a slight increase in gain at high frequencies.
In the second amplifier drain inductances are utilized, but in the third one 
due to some simulator problems, it was not possible to optimize it with drain 
inductances, so the third design was simply drawn and optimized by removing 
the drain capacitances. The final layouts of these two amplifiers can also be 
seen in Appendix E.
The S-parameters of the second design is shown in Fig. 5.4 and 5.5. The 
isolation and return losses are well within the desired limits. Fig. 5.4 shows 
that the use of drain inductances improves the gain flatness remarkably. The 
minimum and the actual noise figures of this amplifier is shown in Fig. 5.6. 
Note that in this amplifier another DC blocking capacitor is added at the end 
of the gate-line. Although the optimum bias voltage of the gate-line is OV, it 
is a good practice to measure the amplifier for various bias conditions.
The S-parameters of the third design are shown in Fig. 5.7 and 5.8. It is 
clearly seen that the isolation and the gain of this amplifier is quite improved, 
but due to the absence of drain inductances the gain response has some ripple.
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Figure 5.4: Gain of the second layout
Figure 5.5: S ll , S22 and S12 of the second layout
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Figure 5.6: Minimum and the actual noise figures of the second layout
Also, note that this amplifier operates up to 20 GHz. In fact, the gain response 
extends to higher frequencies, but the output return loss does not show good 
performance in those frequencies. The minimum and the actual noise figures 
of this amplifier is also shown in Fig. 5.9. A DC blocking capacitor also exists 
on the gate-line of this amplifier.
In all the designs, due to lengthy transmission lines, to save from chip area 
we had to meander the lines. This brought a lot of bends and coupled lines 
to the circuit. Bends can be thought as small capacitances to ground, and 
the effect of these small capacitances to ground is to decrease the drain-line 
impedance. This decrease is compensated by further increase in the length of 
the transmission line of the drain-line. Because of this, during the optimization 
of the layout the lengths of the transmission lines always showed an increasing 
trend. This increase was limited in the first amplifier, due to space limitations. 
The coupled lines introduced by meandering the transmission lines are analysed 
as a separate case in the next section.
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Figure 5.7; Gain of the third layout
Figure 5.8: S l l ,  S22 and S12 of the third layout
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Figure 5.9: minimum and the actual noise figures of the third layout
5.2 Various analysis of the layout and expected mea­
surement results
C ou p led  Line Analyses. While drawing the layouts, in order to decrease 
the design area, the lengthy transmission lines were meandered. As a result of 
this, parallel microstrip structures occurred in the layouts. Especially in the 
first design, in which each section is identical and the FETs are aligned, this 
parallel microstrip structures can be seen easily. The substrate thickness is 
about 200 fim, so, as far as the parallel line spacings are greater than 200 /zm 
the coupling effects can be neglected, but for parallel lines closer than 200 /zm 
a coupled line analyses must be done. On the other hand, for other structures 
where coupling may occur, we have no tool to analyse their effects.
In the first design, both the gate and drain-lines are in a completely par­
allel structure. Besides, the spacing between these parallel lines are less than 
200 /zm, so the coupling effects must be considered. Coupled line models are 
not supplied by GEC-Marconi, and already existing models of S.Compact may 
not be sufficient to predict the effects of these coupled lines, due to reasons ex­
plained in the previous chapter. Nevertheless, to see how such a coupling effect 
may influence the circuit performance, the gate and drain-lines are modeled as
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Figure 5.10: Gain of the first layout when coupled line models are used
coupled lines. There exists an element named ” mcpl” in the element catalogue 
o f S.Compact which can model up to 10 parallel line structures. This element 
is used to model the gate and drain-lines. Nothing is done on the layouts, 
only in the netlist of the circuit layout corresponding parts are replaced by an 
” mcpl” element. For the first design, the gain of the amplifier with this kind 
o f an analysis is shown in Fig. 5.10.
It is seen that the gain has decreased, but on the other hand the isolation 
and return losses are within specified limits. No optimization is done using 
these coupled lines, mainly because of the reason that even the analysis of the 
circuit takes more than 30 minutes. S.Compact would not be able to do this. 
To make a comparison, S.Compact solves the whole circuit in about one or 
two minutes, and spends an hour (sometimes even more) on an optimization 
step, so for a circuit which is solved in more than 30 minutes the optimization 
is useless^ On the other hand, we cannot rely on the coupling analyses of 
S.Compact and try to optimize the circuit.
For the second amplifier the same coupled line models are used, and the 
gain result in Fig. 5.11 is obtained.
*In the circuit simulations a SPARC Station 2 is used
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Figure 5.11: Gain of the second layout when coupled line models are used
Bias variations. In the first design we had omitted the DC blocking 
capacitor of the gate-line, because the bias voltage of gate-line was OV. For 
the other two designs we had included this capacitor, so that we could vary 
the gate-bias voltage and see the amplifier performance. Since the gain of the 
second amplifier is the flattest response, it is easier to see the gain variation 
with bias current, so this analyses is done only on the second amplifier. The 
result is shown in Fig. 5.12. As the bias current decrease the gain of the 
amplifier also decrease in a coherent manner. In this way, this amplifier can be 
used as a voltage controlled gain element
Sensitivity. One more advantage of distributed amplifier is its insensitivity 
to process variations. This can be seen in the first design very well since the 
first design is constructed from identical sections. To see the gain variation with 
some process variations, the tolerance data given for the FETs (Appendix A) 
is used. For each of the FET parameter, a minimum, maximum and a mean 
value is given, and for these three values the gain of the amplifier is plotted for 
each parameter separately. Some of the parameter variations didn’t effect the 
gain of the amplifier, and so they are not given here. For the parameters, which 
the amplifier gain is most sensitive to, the gain plots are given in Fig. 5.13, 
5.14, 5.15 and 5.16.
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Figure 5.12: Bias dependent gain variation, / j  varies from 1.0 to 0.3 in 0.1 
steps.
Figure 5.13: Gain variation with Cgs parameter
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Figure 5.14: Gain variation with Cdg parameter
In Fig. 5.13 the gain is plotted with Cga being the parameter. The gain 
drops as increases. The amplifier gain shows to be mostly sensitive to 
this parameter. Especially at high frequencies, the change in the mean gain is 
about 0.5 dB. From the theoretical work, it is already clear how the amplifier 
gain will be sensitive to Cgs- On the other hand, Cga is the dominant factor 
that determines the input return loss of the amplifier, but the variation in Cgs 
does not drive the input return loss out of the required limits.
In Fig. 5.14 the gain of the amplifier is plotted with Cdg being the parameter. 
As Cdg increase the gain drops, but for the mean and minimum values of Cdg 
the gain is almost the same. In fact, Cdg is a parameter that determines the 
isolation of the FET, and hence the amplifier. It is not shown here, but for 
the maximum value of Cdg the isolation drops below 20 dB, by an amount 
of approximately 0.5 dB. The difference between the isolation figures for the 
minimum and maximum values of Cdg is more than 2dB.
In Fig. 5.15 and 5.16 the gain variation is given with respect to Ls and Rs. 
In fact, they have the same effect on the gain performance, but the inductor 
becomes effective at high frequencies, whereas Rs effects at all frequencies and 
causes a parallel shift in the whole gain plot. As Rs and Ls increases the gain 
drops. This can be explained easily. As these parameters increase the effective
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Figure 5.15: Gain variation with Ls parameter
Figure 5.16: Gain variation with Rs parameter
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voltage drop across the Cg, decreases, so the gain drops. These parameters do 
not effect the return losses and isolation considerably.
As a summary, in all the analyses of the amplifiers, it was seen that the 
return losses and the isolation of the amplifiers are well in specified limits, 
or does not violate the specifications very much. We can also say that these 
output variables of the amplifiers are quite insensitive to possible variations and 
unknowns. Depending on this statement, we expect the isolation and return 
losses to be as required.
The gain of the amplifiers is the most sensitive variable to process variations 
and unpredictable effects, but still quite insensitive. We had observed that 
S.Compact uses discontinuity and coupling models that are quite pessimistic, 
that is; it predicts the worse case. On the other hand the models supplied by 
GEC-Marconi are reliable and show great performance at low frequencies, and 
still reliable at frequencies over 20 GHz. Viewing all these data in hand we 
can expect the gain of the amplifiers to be in a 1.5 dB neighbourhood of the 
simulated gains, given in Fig. 5.1, 5.4 and 5.7.
5.3 Measurements
The first of the designs were sent to the May 1993 run of EUROCHIP, and it 
was received on September 1993. One of the received chips has been measured.
The RF probes we have, use coplanar waveguides as the transmission 
medium. These RF probes are connected to a Network Analyser which mea­
sures the S-parameters using the signals applied and received. In the coplanar 
waveguide there are two ground conductors, and an RF plane in between. In 
this case the probes have three pitches as shown in Fig. 5.17. The pitch sepa­
ration S of our probes is 100 nm.
The transmission medium employed in the amplifier design is microstrip. 
Therefore, measuring the circuit performance requires a translation from copla­
nar medium to microstrip medium. This is done by the use Bond Pads. When 
an RF Bond Pad is placed on the layout, two more pads are located in the 
vicinity of this RF pad. These additional pads are grounded with through- 
GaAs vias, so that they form a passage from coplanar medium to microstrip 
medium. This structure is shown in Fig. 5.18. The problem arises here. For the 
F20 Foundry Process, minimum pad size is 120 /zm and minimum pad spacing 
is 30 fim. With these limitations minimum center to center pad spacing is
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Figure 5.17: General structure of a coplanar RF probe
150 /im, whereas our RF probes have 100 //m pitch separation. In this case, 
the ground pitches can touch the ground pads only within a 10 nm range, if 
the signal pitch is centered on the signal pad. This difficulty in probing the 
input and output pads causes errors in measurements, such as, undesired open 
or short circuits on the signal and ground paths.
5.3.1 DC measurements
In DC, the transmission lines are short, so we have 4 identical transistors in 
parallel (2 x 98 /¿m). On the other hand, the drain-line termination resistor is 
DC-blocked by a 30 pF capacitor. The gate-line termination resistance, which 
is 40.65 D, is not blocked and conducts current with a voltage applied to the 
input terminal of the amplifier. In this configuration, it is possible to measure 
the DC characteristics of a 2 x 98 FET with a loss of gate current knowledge. 
The drain current measured is divided by four in order to get the drain current 
of a single FET. This way of obtaining the drain current of a single FET is 
valid since all the FETs are identical. In fact, this method can be viewed as an 
averaging over 4 FETs. The DC characteristics of a 2 x 98 FET is shown 
in Fig. 5.19.
5.3.2 RF measurements
When the amplifier is biased with Vg, =  OF, the total bias current of the 
FETs is 117.6 mA. The drain-line is 20 nm width and is capable to carry 
100 mA. So, for the maximum bias current, the drain-line may be insufficient.
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Figure 5.18: Pad structure for RF ports
Figure 5.19: Measured DC characteristics of a 2 x 98 fim FET
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Figure 5.20: Measured S ll of the first amplifier
Although the maximum current rating of the drain-line is 100 mA, it was 
observed that it conducts well up to 110 mA. This is a mistake of the amplifier, 
but it can still be overcome. Notice that, we have both a DC and an RF pad 
on the drain-line. We are able to supply DC yoltage and current on both of 
these pads. If we manage to divide the DC current path into these separate 
pads, we will be able to divide the total drain current into two. In this case, the 
drain-line will handle the Vgs =  OV bias. This will be done later. At present 
the amplifier is measured for Vgs =  —0.25V, which corresponds to 8i%Idss 
current.
The RF measurement results of the amplifier is given in terms of the S- 
parameters. The analyses is done for 201 frequency points between 0.5 GHz 
to 20 GHz. The results are shown in Fig. 5.20, 5.21, 5.22 and 5.23.
Due to the excessive fluctuations it is diflficult to compare the simulation 
results with the measurement results. However, it is clear that is below 
-10 dB for the whole frequency range, and Sy2 is nearly equal to the simulation 
results. S22 is above -10 dB (~  —8 dB) up to 8 GHz, and is below -10 dB for 
the rest of the frequency range. Probably because of the undesired increase in 
S22 at low frequencies, the gain of the amplifier is a little bit low. At 2 GHz
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Figure 5.21: Measured S21 of the first amplifier
Figure 5.22: Measured S12 of the first amplifier
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Figure 5.23: Measured S22 of the first amplifier
the gain is 3.4 dB, where it increases to 5 dB at 4 GHz. For the rest of the 
frequency range, up to 20 GHz, the gain is above 5 dB (~  5.5 dB). The amplifier 
performance, especially the gain, is better than the simulated results. Even for 
the highest bias {Vga — OF), the simulated result is below the measured result, 
on the average. At high frequencies, the difference between the measured and 
simulated gains become very significant. By the way, the bandwidth of the 
amplifier is extending over 20 GHz. These results show that, the simulation 
strategy followed predicts the worse case.
Chapter 6
CONCLUSION
In this work, the general design considerations of a distributed amplifier were 
investigated, and for the specific F20 Foundry Process, these considerations 
were improved. In fact, a more detailed and precise design methodology for 
distributed amplification is proposed. Using this methodology 3 amplifiers 
were designed and sent for fabrication. First of the amplifiers was received on 
September 1993. It was the first MMIC chip of the country. The other two 
amplifiers is expected on February 1994.
In building these amplifiers, the tools required for MMIC designs have been 
installed and prepared for further work. These tools are the simulation and 
layout tools. A new parametrised library for the specific F20 Foundry Process 
have been created and utilized in the designs. As a result of these work, MMIC 
design is now possible in our country.
The design methodology proposed in this work is extremely satisfactory 
according to the simulations. But, the measurement result obtained does not 
agree the simulations as much as expected. This disagreement is mostly due 
to the insufficient process data available for simulators. For this amplifier 
designs, larger (than expected) gain does not cause a problem. But, there may 
be designs in which the precision of the simulations is very important. In this 
case, accurate process data and simulator models must be employed.
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Appendix A
Linear Model Equations for F20 Foundry 
MESFETs
The linear model for a MESFET is given in Fig. A .l. This model is the con­
ventional linear model used for FETs, and is also supported by F20 Foundry 
Process. For 2, 4 and 6 fingered FETs, GEC-Marconi gives the model parame­
ters as functions of finger width and bias current. In this appendix these model 
parameter equations are given. For more information about the F20 Foundry 
FETs the Design Guide of GEC-Marconi must be referred.
The default dimensions used in this appendix, if otherwise not stated, are 
as follows :
Resistance -  Ohms 
Inductance -  nanoHenry 
capacitance -  picoFarad 
time -  picosecond
The variables are W(finger width), ID(fraction of /¿j,) and NV(numberof 
source vias). The below equations are valid for finger widths in the range of 
50 fim to 175 /im(W:[50,175]), and bias current in the range 10% to 100% of 
the saturated current(ID:[0.1,l]). NV can be 0, 1 or 2.
These data are obtained for Vd$ =  5 V, and for other conditions the data 
can be obtained from GEC-Marconi, on request.
A .l  F20 FET model for devices with 2 gate fingers
The constants and their tolerance bands are given in table A .l. The
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Constants Min. Mean Max.
LG 0.4 X 10-^ 0.531 X 10-3 0.65 X 10-3
LD 0.1 X 10-3 0.145 X 10-3 0.25 X 10-3
LSI 0.01 0.023 0.036
LSV 0.01 0.02 0.03
RD 400 462 500
RG 0.043
RS 290 318.8 400
CDG 2.1 X 10-3 2.5 X 10-3 6.2 X 10-3
CGS 0.025 0.04 0.057
CDS 0.013 0.0168 0.0175
r 2.89
Table A .l: Tolerance Bands of the Constants for 2-fingered FETs
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mean values are used in simulations and the others are used in determining the 
behaviour of the circuit performance to process variations.
The terms constant with bias are given as :
L, =  LG x W
Ld = L D x W
LSI LSV
+3 x N V - 2  N V  
Rg = R G x W
Rd =
Rs =
R D
W
W
The terms varying with bias are given as :
(A .l)
Rds = {A 1 ■ +  A2 · ID^ +  AS ■ ID^ +  A 4 -ID  + A5) x
Al =  1303.904429
>12 =  -3535.451
A3 =  3489.379370
A4 =  -1462.737
A5 = 641.25
100
W
(A.2)
A F l =  27.948718 
AF2 =  91.893939 
AF3 =  116.22145 
AF4 =  75.236305 
AF5 =  32.374012 
A F 6 =  11.788
Ri =  {-AFl ■ ID^ +  AF2 ■ ID* -  AFS ■ ID^ +  AF4 · ID^ -  AF5 · ID + AF6) x ^
(A.
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Bl =  -52.3293 
В 2 =  143.306285
53 =  -155.0835
54  = 98.441735
55 = 10.064519
9 m  =  6.7 X ІО -'* · (51 · / 5 ' ·  + 52 · I D ^  + 5 3  · I D ^  +  ß4 · / 5  +  55) x —
’ 100
(A.4)
C\ =  5.681818 X 10"® 
C2 =  1.947358 x 10"'* 
C3 =  2.561626 X 10"'* 
C4 =  2.055614 X IO’ '* 
C5 =  2.0025 X 10"'*
Cig =  CDG  +  {CI ■ ID^ -  C2 · /5®  + (73 · / 5 "  -  (74 · / 5  +  (75) x
(A.5)
51 =  1.733683 X 10"®
52  =  4.666861 X 10"® 
5 3  =  4.61116 X 10“ ^
5 4  =  2.985936 x 10"^ 
55  =  5.725 X 10-'*
Cgs =  CCS + { - D l  · ID* +  52  · /5®  -  5 3  · /5 ^  + 5 4  · / 5  +  55) x Ж
(A.6)
51 = 5.41958 x 10"*
52  =  1.350524 x 10“ ®
53 =  1.175699 X 10"®
54 = 4.463024 x IO-"
55 =  2.258304 x 10-'*
no
Constants Min. Mean Max.
LG 0.267 X 10-3 0.381 X 10-3 0.533 X 10-3
LD 0.013 X 10-3 0.236 X 10-3 0.333 X 10-3
LSI 0.01 0.023 0.036
LSV 0.01 0.02 0.03
RD 60 90 112.5
RG 0.0186 0.0213 0.033
RS 135 178.5 210
CDG 4 X 10“ 3 5.4 X 10-3 9 X 10-3
CGS 0.02 0.06 0.08
CDS 0.0144 0.0184 0.0224
GMO -3 .4  X 10-3 0.0 3.6 X 10-3
r 2.83
Table A.2: Tolerance Bands of the Constants for 4-fingered FETs
Cds =  CDS + { - E l  · ID^ + E2 ■ ID^ -  E3 ■ ID^ + EA ■ ID +  E5) x W
(A.7)
A .2 F20 FET model for devices with 4 gate fingers
The tolerance bands for the constants of the 4-fingered FETs are given in 
table A.2.
Terms constant with bias are :
T, =
Lg = LGxW
Ld = LDxW  
LSI ^ LSV
3 x N V - 2  NV 
R g ^ R G x W
Rd =
RD 
W
R
(A.8)
The terms varying with bias are :
I l l
Al =  789.452433 
A2 =  2053.301 
A3 =  1934.121426 
A4 =  758.2776 
A5 =  373.19731
Rds =  {Al ■ -  A2 · ID^ +  A3 · ID^ -  Л4 · /D  +  Л5) x ^
(A.9)
Ri =  {RIO -  2.833 · ÎD) x
W (A.IO)
Bl =  -52.3293 
B2 =  143.306285 
B3 =  -155.0835 
B4 =  98.441735
B5 =  10.064519
ffm  =  GMO +  1 X 10-^ · {Bl ■ ID^ +  B2 · IDA +  ВЗ ■ ID^ + B 4 -ID  +  B 5 )x  —
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(A .ll)
Cl =  3.850481 X 10"“ 
C2 =  8.739112 X 10"“ 
C3 =  7.702526 X 10"“ 
C4 =  4.480064 X 10"“ 
C5 =  4.067016 X 10"“
Cdg = CDG  +  {C\ · ID* -  C2 · ID^ +  C3 · ID '^ -C 4 -ID  + C b ) x W
(A.12)
Dl =  8.02888 x 10"^ 
D2 =  0.019385
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DZ = 0.016134 
I>4 = 7.397165 X 10"^  
P5 = 1.278949 x 10"^
Cgs = CGS +  ( -Z n  · ID* +  D2 · ID^ -  DZ ■ ID^ + D A -ID  +  D5 ) x W
(A.13)
El = 5.342098 x 10"®Z; - 5 
E2 = 1.285915 x 10"“ 
EZ = 1.640386 X 10"“ 
EA = 5.195582 x 10"“ 
Cds = CDS + (El ■ ID  ^-  E2 ■ ID  ^+ EZ ■ ID + EA) x W
(A.14)
A.3 F20 FET model for devices with 6 gate fingers
For 6-fingered FETs the model equations are given below. The dimension 
of the inductance is picoHenry in these equations.
Terms constant with bias are ;
Lg = 0.2xW + 18 
L d  =  0.1 X 14^  +  20 
Ls = 19.1 
Rg = 0.013 X W + 0.2 
Rd = 4.35 - 0.022 X W 
R, = 1.25 - 0.004 X W  
T = 2.77
(A.15)
Terms varying with bias are :
GMG = -3.55333 X 10"“ · ID^  -f 9.04 x 10"“ · ID + 2.756333 x 10-4
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GM I =  -2.1333 X 10"^ · ID^ +  6.46 x 10“  ^ · ID  -  1.96667 x lO"'*
gm =  G MG x W  + GMI
CGSG = -3.790567 x 10"^  · ID + 2.486652 x 10“^
CGSI = 0.09 
Cgs = CGSG x W  + CGSI
CDGG = -1.72602 x 10"'* · ID + 5.49434 x 10"^
CDGI = 8.7 X 10-^  
Cdg = CDGG x W  + CDGI
CDSG = 1.291184 x 10"^  · ID + 7.936999 x 10"^
CDSI = 0.019 
Cds = CDSG x W  + CDSI
(A.16)
(A.17)
(A.18)
(A.19)
RIG =  1.304781 x 10“  ^· ID^ +  1.191767 x 10~  ^ · ID  +  1.535221 x 10'^
Ri =
RII = 0.09 1
RIG x W  +RII
(A.20)
R¿, = (Л1 · ID* + Л2 · ID^ + ЛЗ · ID^ + Л4 · ID) +
1
W X  6.95 X 10-5
Л1 = 108.37 
Л2 = -374.84 
ЛЗ = 477.19 
Л4 = -247.65 
+ 42.42 
(A.21)
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A .4 D.C. Characterization
The mean /¿j, figure for F20 Foundry FETs is 150 mA/mm. The maximum 
value for this figure is 200 mA/mm. When designing, the maximum must be 
used.
All the equations given here are also written in a format suitable for MAT- 
LAB. It inputs finger width and bias current (in terms of fraction of /¿ j,) 
and outputs FET parameters. These MATLAB routines can be found in 
sanli/matlab/ with names F2bias, F4bias and Ffibias.
Appendix В
A Pascal Program for Distributed Amplifier 
Design
In this Appendix, the source file of the Pascal program, that is used in 
the design of the distributed amplifier, is given with a sample output of the 
program.
B .l Program
The program given below works as follows:
1 Input : Output file name that the results will be written.
2 Input : Gate-line width, iw.
3 O u tput : Medium parameters and the MFO curve for line width iw.
4 Input : Gate-line width
iw 0 return to step 3 
iw = 0 =>■ continue to step 5
5 Input ; FET type, which represents the size and the bias of the FET 
and is just a string.
6 Input : FET parameters.
Equivalent gate capacitance at the high frequency edge. Стах 
Equivalent series gate resitance,
115
116
Equivalent drain capacitance, Cd 
Equivalent drain capacitance,
Equivalent gate capacitance at low frequency, Cmin·
7 O utput : Optimum gate-line design, and gate-line parameters
8 Input : Drain-line width, ow.
9 O utput : Medium parameters for the line width ow.
10 Input : Drain-line width, ow.
ow 7^  0 return to step 9 
ow =  0 continue to step 11
11 Input : Additional drain capacitance, Ca- Any non-negative value 
acceptable. It calculates the maximum possible additional capacitance 
value, and internally limits Ca with this value.
12 O utput : Drain-line design, drain-line parameters and the overall 
plifier characteristics (very rough gain response).
13 Input : Additional drain capacitance, Ca· Any non-negative value „  
acceptable. It calculates the maximum possible additional capacitance 
value, and internally limits Ca with this value.
Ca > 0 => return to step 12
Ca < 0  => continue to step 14
14 End.
IS
am­
i s
program ms; 
const
cO = 3e8; 
a = 7.156906e-8; 
b = -4.6045556-5; 
c = 0.011097; 
d = -1.332506; 
e = 120.004242; 
f  = 4.9139246-5; 
g = 5.6839956-3; 
h = 2.363121; 
i  = 0.142442; 
j  = 2.900819; 
typo
kel te x t;
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pol = a rray [1 .. 10] of re a l; 
kol = arrayCO..10,1. . 10] of re a l; 
var
A ttd ,A ttg ,x  : pol; 
gain : kol;
o file ,fo t_ ty p e  : s tr in g ; 
k i l  : kel;
iv ,o v ,n sO ,n s l,k ,l : in teger; 
psil2 ,psi22,u,v,y,z,m ag,m ag2,im ,re : re a l; 
fg ,xk,xg,fd,xd,xm in : re a l;  
nop t,dumO,duml : re a l;
Cg,Ri,Cd,Rd,Cmin,gm : re a l;
Co,fmax,lg,Llg,Cp,CTd,CTg,minZO : rea l; 
minfc,maxfc,Cdd,Ca,ld,Lld : re a l; 
izO ,iEeff,ozO,oEeff : re a l;
ib l ,ib 2 ,ib 3 ,ib 4 ,ib 5 ,ib 6 ,ib 7 ,ib 8 ,ib 9 ,ib l0 ,ib lx 2 ,ib lx 3  : rea l; 
obi ,ob2,ob3,ob4,ob5,ob6,ob7,ob8,ob9,obl0,oblx2,oblx3 : rea l; 
aa ,bb ,cc ,dd ,ab ,ad ,bc : re a l;
iopt_coeff,imaxfreq,oopt_coeff»omaxfreq : rea l; 
function  sinhCx:r e a l ) :r e a l ; 
begin
sink := 0.5*(exp(x) -  l/e x p (x )); 
end; 
begin
y rite (C en te r output filename : O; 
r e a d ln (o f i le ) ; 
a s s ig n (k il , o f i l e ) ; 
r e w r i te ( k i l ) ;
v r ite C ’en ter g a te -lin e  vidth : ’); 
read ln (iw ); 
while iw <> 0 do 
begin
w r i te ln (k i l , ’ga te -lin e  width : ’ , iw ,’ uH’);
izO := a*sqr(sqr(iw )) + b*iw*sqr(iw) + c*sqr(iw) + d»iw + e;
iE eff := (f^iw + g)^10 + h*exp(i*ln(iw )) + j ;
w ri te ln ( ’zO : ’ , iz 0 :8 :4 );
w ri te ln ( ’Eeff : ’ , iE e ff :8 :4 ) ;
w rite ln C k il, ’zO : ’ ,iz 0 :8 :4 );
w rite ln C k il, ’Eeff : ’ , iE e ff :8 :4 ) ;
ib2 := izO * sq r t( iE e ff)  /  cO;
ib3 := sq r t( iE e ff)  /  (izO ♦ cO);
ib l := 2500 /  (ib2 - ib3 ♦ 2500);
iblx2 := ib l ♦ ib2;
iblx3 := ib l ♦ ib3;
ib4 := iblx3 /  (1 + ib lx 3 ) ;
ib5 := 2 /  sq rt( ib lx 2 );
ib7 := 1 + iblx3;
ib6 := iblx3 /  ib7;
ib8 := 1 /  (pi ♦ sq rt( ib lx 2  ♦ ib7 ));
iblO : = ! / ( ! -  ib6);
ib9 := 2 ♦ pi ♦ ib8 /  iblO;
aa iblx2 - 676 ♦ iblx3;
cc := 676;
dd := sq r(ib lx2  * p i) ♦ le -6 ; 
bb := dd ♦ iblx3;
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ab :** aa ♦ bb; 
ad := aa ♦ dd; 
be := bb ♦ cc;
iopt^coeff := (3*bc - ad + sq rt((ad  + be)
♦ (ad + 9*be))) /  (4*ab); 
imaxfreq := sqrt((aa* iop t_eoeff - ee)
/(bb*iopt_eoeff + d d ))/io p t_ eo e ff; 
writelnC^bl : ’ , i b l : l l : l ) ;  
w riteInC kil,»bl : > , i b l : l l : l ) ;
writeln(»b2 : » ,ib2); 
w rite ln C k il, >b2 : \ i b 2 ) ;
w riteln(»b3 : >,ib3); 
w ritelnC kil, >b3 : \ i b 3 ) ;
w riteln(»b6 : \ ib 6 :6 :5 ) ;  
w rite ln C k il, >b6 : > ,ib6:6:5);
writeln(>b8 : ^ ,ib8 :7 :6); 
w rite ln C k il, >b8 ; \ ib 8 :7 :6 ) ;
Rritoln(>b9 : > ,ib9:6:5); 
w r i te ln (k i l , >b9 : \ ib 9 :6 :5 ) ;
writeln(>bl*b2 : \ ib lx 2 :8 :4 ) ;  
w rite ln (k il,»b l*b2  : \ ib lx 2 :8 :4 ) ;
writelnC »bl*b3 : \ ib lx 3 :6 :5 ) ;  
writeInCkil,>bl^b3 : >,ib lx 3 :6 :5 ) ;
writelnC* a 
v r i t e ln ( k i l ,* a 
w riteln(> b 
v r i t e ln ( k i l ,» b 
w riteln(> e 
w rite ln C k il,* c 
w rite ln ( ’ d 
w rite ln C k il, > d 
writelnC*opt_Co = 
writelnCkil,^opt_Co 
w ritelnC ’maxfreq = 
w rite ln C k il,’maxfreq
\a a :6 :2 ) ;
: » ,aa:6 :2);
>,bb:5:2);
: »,bb:6:2);
’,e e :4 :1 ) ;
: » ,ee:6 :2);
,dd:4:2);
: *,dd:6:2);
, iopt_eoeff :4:3, > ♦ CmO;
: \ io p t_ e o e ff  :6:2, ’ ♦ CmO; 
, imaxfreq :4 :3,» /  CO;
: O inaxfreq :6 :2 ,  ^ /  CO;
w riteC’en ter g a te -lin e  width : ’); 
readlnCiw); 
end;
w rite ln ;
writeC»enter the FET type : »); 
rea d ln (fe t_ ty p e ); 
w ritelnC kil,»  »); 
while fet_ type <> »0» do 
begin
w rite ln C k il,fe t .ty p e ) ;
writeC»enter Cg, Ri, Cd, Rd and Cmin respeetively  : »); 
readln(Cg,Ri,Cd,Rd,Cmin);
writelnCkil,»Cg=»,Cg:4:3,»p Ri=»,R i;4 :2 ,» Cd=»
,Cd:5:4,»p Rd=»,Rd:5 :2 ,» Cmin=»,Cmin;4:3,»p»); 
writelnC»Cg=»,Cg:4:3,»p R i=»,R i:4 :2 ,» Cd=»
,Cd:5:4,»p Rd=»,Rd:5:2,» Crain=»,Cmin:4:3,»p»); 
w riteC ’en ter gm : »); 
readlnCgm);
w rite ln C k il,’ gm = ’ ,gm:6:5);
Co :* iopt_eoeff * Cg;
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fmax imaxfreq /  Cg;
Ig := ib l ♦ Co ♦ le -6 ;
Llg := iblx2 * Co ♦ le-3 ;
Cp := iblx3 * Co;
CTg := Cg + Cp;
■inZO := sqrt(Llg/(Crain + Cp)*le3);
minfc := 1 /  (pi * sq rt(L lg  ♦ (Crain + Cp) ♦ le-21)) ♦ le -9 ;
maxfc := 1 /  (pi * sqrt(L lg  ♦ CTg ♦ le -  21)) ♦ le -9 ;
fg := 1000 /  (2 ♦ p i ♦ Ri ♦ Cg);
xk := fraeuc /  maxfc;
xg := maxfc /  fg;
xmin := 2/maxfc;
fo r k := 1 to 7 do
x[k] := (k-l)*(xk-xm in)/6 + xmin; 
fo r k := 1 to 7 do
begin '
AttgCk] := (sqrt(sqr(l-x[k]*x[k])+sqr(x[k]*xg))+x[k]*x[k]) 
/sq rt(l+ sqr(x [k ]*xg));
AttgCk] := ln (A ttgC k]+ sqrt(sq r(A ttg [k ])-l)); 
end;
>,Co:4:3,> pF>);
: »,Co:4:3,> pF>);
>,fmax:4:2,> GHzO;
: >,fmax:4:2,> GHz>);
>,fg:4:2,> GHzO;
: \f g :4 :2 ,»  GHz>);
>,xg:4:3);
: »,xg:4:3);
^ x k : 4 : 3 ) ;
writeln(^Co 
w riteln(kil,»C o 
vriteln(»fm ax 
v rite ln (k il,» fm ax  
w rite ln (» fg  
v r i t e ln ( k i l , »fg 
v rite ln (» x g  
v r ite ln (k il,» x g  
¥riteln(»xk=fm ax/fc
¥riteln(kil,»xk=fm ax/fc : »,xk:4:3);
¥riteln(»Ag(xk) 
v r ite ln (k il»  »Ag(xk) 
w rite ln (» lg  
w rite ln (k il ,» Ig  
¥ rite ln (» L lg  
¥ r ite ln (k il,» L lg  
¥riteln(»C p 
¥ rite ln (k il,» C p  
¥riteln(»CT 
¥ rite ln (k il,»C T  
¥riteln(»zO  range 
¥ rite ln (k il,» zO  range
\A ttg [7 ] :4 :3 ) ;
: » ,A ttg[7]:4:3);
» ,lg :5 :l,»  uH»);
: » ,lg :5 :l,»  uM»);
»,Llg:5:4,» nH»);
: »,Llg:5:4,» nH»);
»,Cp:5:4,» pF»);
: »,Cp:5:4,» pF»);
»,CTg:5:4,» pF»);
: »,CTg:5:4,» pF»);
»,minZ0:4:2,» to 26 Ohms»);
: »,rainZ0:4:2,» to  26 Ohms»); 
»,m infc :4 :2 ,» to »¥ r ite ln (» fc  range
,m axfc:4:2,» GHz»);
¥ r i te ln (k i l ,» fc  range : »,m infc:4:2,» to 
,maxfc:4:2,» GHz»); 
e r i t e l n ;
¥ r i t e l n ( k i l , » »);
¥ r ite (» e n te r  the FET type : »); 
rea d ln (fe t_ ty p e );
¥ r i t e l n ( k i l , » »);
«nd;
¥ r i te (  »enter d ra in -lin e  ¥idth : »); 
rea d ln (o ¥ ); 
while o¥ <> 0 do
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begin
v r i te ln C k il ,’d ra in -lin e  width : ’ ,ow,’ uM’);
ozO := a*sqr(sqr(ow)) + b*ow*sqr(ow) + c*sqr(ow) + d^ow + e;
oEeff := (f*ow + g)*10 + h*exp(i«ln(ow>) + j ;
w ritelnC ’zO : ’ ,oz0:8:4);
w r i te ln ( ’Eeff : ’ ,o E e ff:8 ;4 );
w rite ln C k il,’zO : * ,oz0:8:4);
w rito ln C k il,’Eeff : ’ ,oEeff:8 :4) ;
ob2 := ozO ♦ sqrt(oE eff) /  cO;
ob3 := sqrt(oE eff) /  (ozO ♦ cO);
obi := 2500 /  (ob2 - ob3 ♦ 2500);
oblx2 := obi ♦ ob2;
oblx3 := obi ♦ ob3;
ob4 := oblx3 /  (1 + ob lx3);
ob5 := 2 /  sq rt(ob lx2);
ob7 := 1 + oblx3;
ob6 := oblx3 /  ob7;
ob8 := 1 /  (p i ♦ sqrt(oblx2 ♦ ob7));
oblO := 1 /  (1 -  ob6);
ob9 := 2 ♦ pi ♦ ob8 /  oblO;
aa := oblx2 - 676 ♦ oblx3;
cc := 676;
dd := sqr(oblx2 ♦ p i) ♦ le -6 ; 
bb := dd ♦ oblx3; 
ab := aa ♦ bb; 
ad := aa dd; 
be := bb ♦ cc;
oopt_coeff := (3*bc - ad + sq rt((a d  + be)
♦ (ad + 9*bc))) /  (4«ab); 
omaxfreq := sq rt((aa*oop t.coeff -  cc)
/(bb+oopt.coeff + dd))/oop t_coeff; 
w r i te ln ( ’bl : * ,o b l : l l : l ) ;
w r i te ln ( k i l , ’bl : ’ , o b l : l l : l ) ;
w r i te ln ( ’b2 : ’ ,ob2);
w r i te ln ( k i l , ’b2 : ’ ,ob2);
w r i te ln ( ’b3 : ’ ,ob3);
w r i te ln ( k i l , ’b3 : ’ ,ob3);
w r i te ln ( ’b6 : ’ ,ob6:6:5);
w r i te ln (k i l , ’b6 : ’ ,ob6:6:5);
w r i te ln ( ’b8 : ’ .ob8:7:6);
w r i te ln ( k i l , ’b8 : ’ ,ob8:7:6);
w r i te ln ( ’b9 : ’ ,ob9:6:5);
w r i te ln ( k i l , ’b9 : ’ ,ob9:6:5);
w r i te ln ( ’bl*b2 : ’ ,o b lx 2 :8 :4 ); 
w r i te ln ( k i l , ’bl*b2 : ’ ,o b lx 2 :8 ;4 ); 
w r i te ln ( ’bl*b3 : ’ ,o b lx 3 :6 :5 ); 
w r i te ln ( k i l , ’bl»b3 : ’ ,o b lx 3 :6 :5 );
w r i te ln ( ’ a 
o r i t e l n ( k i l , ’ a 
w r i te ln ( ’ b 
v r i t e l n ( k i l , ’ b 
w r i te ln ( ’ c 
w r i te ln ( k i l , ’ c 
w ri te ln ( ’ d 
w r i te ln ( k i l , ’ d
’ ,a a :6 :2 );
: ’ ,a a :6 ;2 ); 
’ ,bb :5 :2 );
: ’ ,bb :6 :2 ); 
’ ,c c :4 :1) ;
: ’ ,c c :6 :2 ); 
\d d :4 :2 ) ;
: ’ ,dd :6 :2 );
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writelnC ^opt.Co = »,oopt_coeff :4:3, * ♦ CmO; 
w ritelnCkil,»opt.Co = »»oopt.coeff:6 :2 ,> ♦ Cm»); 
writeln(»maxfreq = »,omaxfreq:4:3,» /  C»); 
writelnOcil,»maxfreq = »,om axfreq:6:2,» /  C»);
Cdd := omaxfreq /  fmax;
Co := oopt_coeff ♦ Cdd;
writeln(»Co : »,C o :5 :4 ,» pF»);
writelnCkil,»Co : »,C o :5 :4 ,» pF») ;
writeC»enter the add itiona l drain capacitance to  use : »);
read ln(C a);
while Ca >= -0.000001 do 
begin
w rite ln C k il, »enter the add itiona l drain capacitance 
to  use : »,Ca:5:4,» pF»); 
i f  Ca > Cg then 
Ca := Cdd - Cd;
Id := (sqrt(sqr(ob2*(Ca+Cd))+4*Llg»CTg*ob2*ob3*le3) 
-ob2«(Ca+Cd))/(ob2*ob3*2e6);
Lid := ob2 ♦ Id ♦ lo3;
Cp := ob3 ♦ Id ♦ le6;
CTd := Ca + Cp + Cd;
fd := lo3 /  (2 ♦ p i * Rd ♦ CTd);
minZO := sqrt(Lld/CTd*le3);
minfc := 1 /  (p i ♦ sq rt(L ld  ♦ CTd * le -21)) ♦ le -9 ; 
xd := minfc /  fd ; 
fo r  k := 1 to 7 do 
begin
Attd[k] := sq rt((l+ sqr(x [k ]*xd*(l-x [k ]*x[k ])))
/ ( 1+sqr(x [k]*xd)) )+x[k]«sqrt(1+sqr(x[k]*xd)) /x d ; 
A ttd[k] := ln (A ttd [k ]+ sq rt(sq r(A ttd [k ])-l)); 
end;
nopt := ln (A ttg [7 ]/A ttd [7 ])/(A ttg [7 ]-A ttd [7 ]); 
nsO := trunc(nopt) - 2; 
n sl := nsO + 4; 
fo r  k:= 1 to  7 do 
begin
u := l- s q r (x [ k ] ) ; 
y := sqr(x[k]*xd)*u; 
z := 1 + sqr(x[k]»xd); 
psi22 := sq rt(y»y+ z-l)/z ; 
re := 2+sqrt(2*(psi22+y/z))/xd
-sq rt(2 )*x [k ]* (sq rt(p si22 -y /z)+ sq rt(2 )*x [k ]) ; 
ira := sq rt(2 )* (sq rt(p si22 -y /z)+ sq rt(2 )«x [k ])/xd
+sqrt(2)*x[k]*sqrt(psi22+y/z); 
mag := sq rt(sq r( im )+ sq r(re )) ;
V := sq r(x[k]*xg);
p s il2  := sq rt(sq r(u )+ v );
mag2 := sq rt(psil2+ sqr(x [k ])-x [k ]
♦ sq rt(2 ^ (p s il2 -l+ sq r(x [k ]) ) ) ) ;  
gain[0 ,k] := (minZ0*gm»sqrt(psi22)*iaag2)
/(mag^sqrt(psil2)*sqrt(1+v));
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end;
fo r 1 :=» nsO to nsl do 
begin
fo r k :=* 1 to 7 do 
begin
dumO := (Attg[k] - A ttd [k ])/2 ; 
duml := (Attg[k] + A ttd [k ])/2 ; 
gainCl.k] := gain [0 ,k ]*exp((1-1)♦dural) 
♦ sinh(l^duraO)/sinh(dumO); 
g a in [l ,k ]  := 2 0 ^ 1 n (g a in [l,k ])/ln (1 0 ); 
end;
end;
writelnC *ld 
w rite ln C k il, >ld 
writelnC »Lid 
w rite ln C k il, »Lid 
writelnC »Ca 
w rite ln C k il, »Ca 
writelnC »Cp 
w rite ln C k il, »Cp 
writelnC »CT 
w rite ln C k il,»CT
» ,ld :5 :l .»  uH»);
: » , ld :5 :l ,»  uH»); 
» ,L ld:5;4,» nH»);
: »,Lld;5:4,» nH»); 
»,Ca:5:4,» pF»); '
: »,Ca:6:4,» pF»); 
»,Cp:5:4,» pF»);
: » ,C p :5 :4 ,» pF»); 
>,CTd:5:4,» pF»);
: »,CTd:5:4,» pF»);
writelnC»zO range ; »,minZO:4:2, » to  »,
sqrtCl-xk^xk)^minZO:4:2,» Ohras»); 
w rite ln C k il, »zO range : »,rainZ0:4:2,» to  »,
I
I
sqrtCl-xk^xk)^ininZ0:4:2,» Ohras»); 
writelnC»fc : »,m infc:4 :2 , » GHz»);
w rite lnC kil,» fc  : »,m in fc :4 :2 ,» GHz»);
writelnC»fd : », f d :4 : 2 , » GHz») ;
w ritelnC kil,» fd  : » ,fd :4 :2 ,»  GHz»);
writelnC»xd : » ,xd :4 :2);
w rite ln C k il, »xd : » ,xd:4:2);
writelnC»AdCfmax) : »,A ttd [7 ] :4 :3 ) ; 
w rite ln C k il, »AdCfraax) : »,A ttd [7 ] :4 :3 ) ; 
writelnC »iCfraaix) : » ,nopt:4 :2);
w rite ln C k il, »iCfmax) : » ,nopt:4 :2); 
writelnC» I  I ACO) t i l l  
w ritelnC kil,»  I  | ACO) | | |
writelnC»--------------------------------------------
writelnCkil,»----------------------------------------
for k:= nsO to nsl do 
begin
writeCk:3); 
writeCkil,k:3); 
for 1 := 1 to 7 do 
begin
writeC» I »,gain[k,l]:4:1); 
writeCkil,» I »,gain[k,1]:4:1); 
end;
writeln; 
writelnCkil); 
end;
writeC »enter the additional draii? capacitemce to use : »)
I ACxk)»);
I ACxk)»);
----»);
-------- »);
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read ln (C a); 
end;
v r i t e ln ;
w rite ln C k il,  ^ O ;
writeC Center d ra in - lin e  width : O ; 
readln(ow ); 
end;
c lo s e ( k i l ) ; 
re a d ln ; 
end.
B.2 Sample Output
Note that the gain results given in this output are done under the perfect 
load, source and artificial line termination assumptions. Therefore they are 
not realistic. The other results given here, such as the cut-off frequencies, or 
the design values, in fact, everything other than gain is quite precise.
g a te - lin e  width : 10 uM
zO
Eeff :
bl
b2
b3
b6
b8
b9
bl*b2
bl*b3
107.7436
6.2430
3550597251.3
8.9735866861E-07
7.7300710120E-11
0.21536
0.004995
0.02463
3186.1592
0.27446
a 3000.62
b 27.50
c 676.00
d 100.19
opt_Co 0.43 ♦ Cm
maxfreq 5.45 /  C
2x100,Id=l. 0
Cg=0. 298p Ri=10.64 Cd=
gin = 0.02970
Co 0.128 pF
fmax 18.27 GHz
50.20 GHz
xg 0.544
xk=fmax/fc 0.669
Ag(xk) 0.290
ig 454.0 uM
Lie 0.4074 nH
Cp 0.0351 pF
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CT : 0.3331 pF
zO range : 38.34 to 26 Ohms
fc  range : 29.96 to 27.32 GHz
d ra in - l in e  v id th  : 20 uN
zO 97.4266
Eeff : 6.5883
bl : 4071493585.2
b2 : 8.3357257396E-07
b3 8.7818916472E-11
b6 : 0. 26338
b8 : 0. 004689
b9 : 0. 02170
bl*b2 : 3393.8854
h l * b 3  : 0. 35755
a 3152.18
b 40.65
c 676.00
d 113.68
opt_Co = 0.40 * Cm
maxfreq = 5.30 /  C
Co : 0.1175 pF
en te r  the add itio n a l drain capacitance to
Id 1020.2 uM
Lid 0.8504 nH
Ca 0.0000 pF
Cp 0.0896 pF
CT 0.1596 pF
zO range : 73.00 to  54.27 Ohms
fc 27.32 GHz
fd 2.32 GHz
xd 11.78
Ad(fmax) : <0.164
Kfmax) 4.53
■ 1 A(0) 1 1 1 1 1
2 1 4.1 1 5.3 1 5.4 1 5.4 1 5.2 I
3 1 7.1 1 8.2  1 8.2 1 7.9 | 7.5 I
4 1 9 .2  1 10.0 1 9.9 1 9.4 1 8.8  1
5 1 10.7 1 11.4 1 11.1 1 10.4 1 9.5 1 i
6 1 11.8 1 12.3 1 11.9 1 11.0 1 9.9  1 )
en te r  the ad d itio n a l drain capacitance to  \
Id 488.7 uH
Lid 0.4073 nH
Ca 0.2203 pF
Cp 0.0429 pF
CT : 0 .3332 pF
zO range : 34.97 to  25.99 Ohms
A(xk)
4.5
6.1
6.4
: 27.32 GHz 
: 1.11 GHz 
: 24.60
fc  
fd 
xd
Ad(fmax) : 0.079 
Kfmax) : 6.16 
I I A(0) I I A(xk)
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4 1 4.8 1 6.0  1 4.7 1 4.3 1 3.7 1 2.9 1 1.8
5 1 6.4 1 6 .6  1 6.2 1 5.6 1 4.7 1 3.7 1 2.3
6 1 7.7  1 7.8  1 7.3 1 6.5 I 5.4 1 4.1 1 2.4
7 1 8.8 1 8 .8  1 8.1 1 7.2 1 5.9 1 4.3 1 2.4
8 I 9.7 1 9.6 1 8.8  1 7.7 1 6.2 1 4.4 1 2.2
en ter the ad d itio n a l drain capacitance to use : 0.1300
Id : 636.3 uM
Lid : 0.5304 nH
Ca : 0.1300 pF
Cp : 0.0559 pF
CT : 0.2559 pF
zO range : 45.53 to 33.85 Ohms
fc : 27.32 GHz
fd : 1.45 GHz
xd : 18.89 ·'
Ad(fmaLx) : 0.103
IT(fmax) : 5.54
I  1 A(0) 1 1 1 1 1 1 A(xk)
3 1 4.3 1 4.8  1 4.7 1 4.5 1 4.1 1 3.5 1 2.8
4 1 6.5 1 6.9  1 6.7 1 6.2 1 5.6 1 4.8 1 3.7
5 1 8.1 1 8.4 1 8.0 1 7.4 1 6.6 1 5.4 1 4.0
6 1 9.3 1 9.5 1 9.1 1 8.3 1 7.2 1 5.8 1 4.0
7 1 10.4 1 10.5 1 9.8 1 8.8 1 7.5 1 5.9 1 3.8
en ter the ad d itio n a l drain capacitance to use : 0.1600
Id
Lid
Ca
Cp
CT
zO range
fc
fd
xd
Ad(fmax) 
li(fmax)
579.6 uM 
0.4831 nH 
0.1600 pF 
0.0509 pF 
0.2809 pF
41.47 to 30.83 Ohms
27.32 GHz
1.32 GHz 
20.74 
0.094 
5.76
■ 1 A(0) 1 1 1 1 1 1 A(xk)
3 1 3.7  1 4.1 1 4.0 1 3.8 1 3.4 1 2.8 1 2.1
4 1 5.9 1 6.2 1 6.0 1 5.5 1 4.9 I 4.1 1 3.0
5 1 7.5 1 7 .8  1 7.4 1 6.8 1 5.9 1 4.8 1 3.4
6 1 8 .8  1 8 .9  1 8.4 1 7.6 1 6.6 1 5.2 1 3.5
7 1 9.8 1 9.9  1 9.2 1 8.3 I 7.0 1 5.3 1 3.3
Appendix C
Equivalent Models for F20 Foundry Passive 
Elements
C .l INDUCTORS
It was said that inductors are build in three ways. The first and the mostly 
used one was a short section of transmission line. The equivalent model for 
such an inductor was given before. Here, we will give the models for Planar 
and Stacked Spiral inductors. For both, the parameters are given in terms of 
the number of turns. In fact, they are expressed as polynomials of number of 
turns(NT). The m odel parameters given below  are valid for integer 
and quarter integer number o f  turns.
C.1.1 Planar Spiral Inductors
The equivalent model for Planar Spiral inductors is given in Fig. C .l. This 
lumped equivalent circuit predicts the inductor behaviour accurately up to 80% 
of the 521 resonant frequency. There is no expression relating the 2^1 resonance 
frequency to number of turns, but the plot of 2^1 resonance frequency vs. 
number of turns, NT, is given in Fig. C.2. Another plot relating 2^1 resonance 
frequency to inductance is shown in Fig. C.4.
The prime inductance and the number of turns of a Planar Spiral inductor 
are related through polynomial expressions of the form,
y =  ax  ^+  hx^  + cx  ^T dx  ^+  ex'* +  fx^ +  gx  ^ hx + i 
where both inductance and NT can be expressed in terms of the other in
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Figure C.2: Resonance Frequency of Spiral Inductors w.r.t number of turns
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X
y
L(nH)
NT
NT
T(nH)
a 0 0
b 0 0
c -1.244773 X 10-5 0
d 6.601764 X lO-'* 0
e -0.013458 3.568872 X 10-3
f 0.134896 -3.8747 X 10-2
9 -0.717619 4.36441 X 10-^
h 2.378735 -5.96717 X 10->
i 0.34576 5.48464 X 10-^
Table C .l: Planar inductor
y R{Çl) CM2{m Cm3(íF) C p B m
a 0 0 0 5.291501 X 10-3
b 0 0 0 -0.191888
c 0 0 0 2.936406
d 0 0 0 -24.65102
e -8.715679 X 10-3 0.017183 0.077091 123.379191
/ 0.117006 -0.29383 -1.319712 -373.563243
9 -0.414503 2.482252 9.310673 658.330576
h 1.540988 -0.446438 -12.427652 -596.458929
i -0.490493 14.271271 16.686414 211.078589
Table C.2: Planar inductor parasitics
the same way with different set of coefficients. These coefficients are given in 
Table C .l.
The parasitic terms associated with the inductor are all related to the num­
ber of turns, NT. The resistance and the shunt capacitances are expressed as 
fourth order polynomials, whereas the feedback capacitance, Cfb·, as an eight 
order polynomial. The coefficients are given in Table C.2, where x is NT.
Note that the model is asymmetric(C'A/2 7^  Cms)·, so the orientation of the 
inductor is important.
C .l .2 Stacked Spiral Inductors
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Figure C.3: Equivalent Model of a Stacked Spiral Inductor
The lumped equivalent model for Stacked Spiral Inductors is given in 
Fig. C.3. This model accurately predicts the behaviour of these inductors 
up to 20 GHz including the resonance behaviour. The resonance frequency 
of Stacked Spiral Inductors as a function of NT is plotted in Fig. C.2. The 
resonance frequency of these inductors is also plotted as a function of prime 
inductance in Fig. C.4.
The prime inductance and the number of turns are related with each other 
through a fourth order polynomial of the form,
y =  ax  ^+  hx^  +  cx  ^+ dx + e.
All the other parasitics associated with these inductors, shown in Fig. C.3 can 
also be expressed as fourth order polynomials of NT. The coefficients relating 
the prime inductance and NT are given in Table C.3.
Tables C.4, C.5 and C.6 gives the polynomial coefficients of the parasitic 
terms.
Note that Stacked Spiral inductor model is asymmetric.
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Figure C.4: Resonance Frequency of Spiral Inductors w.r.t prime inductance
X
y
T(nH)
NT
NT
Z(nH)
a -2.152772 X 10“ ^ -0.053453
b 8.406906 X 10-3 0.646267
c -0.115968 -1.784017
d 0.858321 3.279963
e 0.633288 -1.63455
Table C.3; Stacked inductance
y L2ÍnE) l3(nH)
a 2.083333 X 10-3 -0.024567
b -0.029167 0.334969
c 0.072917 -1.320638
d 0.554167 2.335636
e -0.55 -1.0254
Table C.4: Stacked inductor parasitics 1
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y C,(pF) G2(pF) GaÍpF) C,(pF)
a 0 2.916667 X 10-'· -5 .75 X 10-® 0
b 0 -3.083333 X 10-3 1.113333 X 10-3 0
c 0 0.013708 -2.9075 X 10-3 0
d 0.02 -0.021917 0.024122 0.018
e -0.015 0.012 -0.0196 -0.003
Table C.5: Stacked inductor parasitics 2
y Rx{^) Ra{ü ) R^{ü)
a 5.416667 X 10-3 0.0625 0 0 0
h -0.504167 -0.541667 0 0 0
c 4.924583 2.6875 0 0 0
d -8.505833 -4.208333 0 0 0
e 7.68 2.5 15 30 30
Table C.6: Stacked inductor parasitics 3
C.2 CAPACITORS
Capacitors are build in two types. One is the interdigital, and the other 
is the overlay capacitor. Since interdigital capacitors are not considered in 
the amplifier design, their model will not be presented here. For the overlay 
capacitors, we have two types, polymide and silicon nitride. Both of these 
overlay capacitors are modeled through the same lumped equivalent circuit 
given in Fig. C.5. This model is capable to predict the capacitor behaviour in 
excess of 20 GHz. Closed form expressions are available to express each element 
of the equivalent circuit of the capacitor as a function of layout dimension. In 
the following two subsections these expression are presented. N ote that the 
m odels and expressions for the capacitors, given here, are valid for 
square capacitor geom etries only.
C.2.1 Polymide Capacitors
Polymide Capacitors use M2 and M3 metallisations as the bottom and 
top plate electrodes, and both silicon nitride and polymide as the dielectric. 
The layout dimension for Polymide Capacitors is the length of side of the M2 
bottom plate in microns.
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Figure C.5: Equivalent Model of an Overlay Capacitor
y C(pF) R{il) Cm 2(pF) CwsÍpF)
a 2.81417 X 10"® 310156 1.9828517 x 10"® 3.2629967 X 10-^
n 1.943606 -2.424696 1.521669 1.884238
b 0.010967 0.724728 4.3439767 X 10-3 2.9819677 X 10"3
Table C.7: Polymide Capacitor parasitics 1
C, Cm2 and Cm3 are expressed as
y =  ax” +  6,
where x is the layout dimension in microns. The coefficients a, n and b are 
given in Table C.7.
Lm 2 and Lmz are expressed as fifth order polynomial.
y =  ax® +  bx* +  cx  ^+  dx  ^+  ex + /
where x is the layout dimension in microns, the coefficients for Ta/2 and Lm3 
are given in Table C.8.
Tolerance band for the prime inductance of the Polymide capac­
itors is ±12%.
C.2.2 Silicon Nitride Capacitor
Silicon Nitride Capacitors are modeled with the same lumped equivalent 
circuit as Polymide Capacitors, but there are some differences. First one is
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y LM2(nH) LM3(nH)
a 1.199327 X 10-^3 7.223189 X 10"“ ·
b -1.425209 X 10“ °^ -1.087451 X 10-^°
c 5.925084 X lO"« 5.791041 X 10-»
d -9.977216 X 10-« -1.352713 X 10-«
e 7.61417 X 10-^ 1.548175 X 10-3
f -0.018913 -0.043643
Table C.8: Polymide Capacitor para^itics 2
y C(pF) C'm 2(p F)
a
n
b
5.789419 X lO-'* 
1.968719 
0.010062
3.068702 X 10-« 
1.719218 
9.886438 X 10-3
Table C.9: Silicon Nitride Capacitor parasitics 1
that, Silicon Nitride capacitors show symmetric behaviour, that is; Cm2 =  Cms 
and Lm2 =  L\f3· The second difference is that the resistance in series with 
the prime capacitance is 0. Lastly the layout dimension for a Silicon Nitride 
Capacitor is the length of side of the polymide via in microns.
C and Cm2{=  Cms) are expressed as
y =  ax" +  b
where x is the layout dimension in microns. The coefficients a, b and n are 
given in Table C.9.
The remaining term Lm2{— Lmz) expressed as a fifth order polynomial 
y =  ax® + bx* +  cx  ^+  dx  ^+  ex -f /
where x is the layout dimension in microns. The polynomial coefficients are 
given in Table C.IO.
Tolerance band for the prime inductance of the Silicon Nitride 
Capacitors is ±13%.
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y TA/2(n H )
a 1.008265 X 10-13
b -1.028124 X 10-1®
c 4.04525 X 10-3
d -7.805765 X 10-3
e 8.906675 X 10-“
f -0.028514
Table C.IO: Silicon Nitride Capacitor parasitics 2
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Figure C.6: Equivalent Model of a Resistor
C.3 RESISTORS
In F20 Foundry Process, resistors are in two types. These were explained 
in Chapter 4. The resistance of a FRO Foundry resistor is found through the 
formula C.l.
Rdc —
300Te +  180L„ +  1080 (C .l)I F - A I F
Le is the etched, and is the unetched length of the resistor. W  is the width 
of the resistor where AIF is the correction factor. All these are in micron units. 
If the resistor is parallel to FET gates AIF=0.8, if the resistor is perpendicular 
to the FET gates A lF=0.
The equivalent circuit shown in Fig. C.6 is capable of modelling these re­
sistors up to 20 GHz. The resistance found via Eqn. C.l gives us the DC
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resistance. The RF behaviour of these resistors are determined using the for­
mula,
Rrf — -|- 0.013 X F')
where F  is frequency in GHz units.
The shunt capacitance to ground is given by
Q _
6cZo ■
/ is the length of the resistor in meters, and c is the speed of light. 6^ // and Zq 
are determined through the transmission line formulas for M3 metallisation, 
which are given next.
C.4 TRANSM ISSION LINES
The most common transmission line used in MMIC design is microstrip, 
and on F20 Foundry Process microstrip structures are fabricated using both 
M2 and M3 metallisation. The data for both metallisation is supplied by GEC- 
Marconi.
C.4.1 M3 Microstrip Transmission Lines
The characteristic impedance of a M3 microstrip line depends only on the 
width of the line. In the frequency range of the F20 process the characteristic 
impedance is independent of frequency, that is, dispersion is negligible.
The relation between the width of the microstrip line and its characteristic 
impedance can be expressed as a fourth order polynomial
y = ax'* -1- bx^  + cx^  + dx -f e
where both line width (W ) and characteristic impedance (Z) can expressed in 
terms of the other. The polynomial coefficients are given in Table C .ll.
It was found that the coefficients given in C .ll  are inconsistent. 
Actually, expressing Z in terms of W  is right, but the reverse of this 
is not true, i.e the second column of C .ll is wrong, and cannot be 
used.
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X
y Z(n)
Z{n)
W{fim)
a 7.156906 X 10"« 2.089807 X 10-5
b -4.604555 X 10-5 -6.916731 X 10-5
c 0.011097 0.893244
d -1.332506 -54.755564
e 120.004242 1389.755945
Table C .ll: M3 Microstrip Line
X
y
W{y,m)
Z(Sl)
Z{9)
W{ym)
a 5.524749 x lO“ ® 2.329332 X 10-5
h -3.631416 X 10-5 -7.546243 X 10-5
c 9.043643 X 10-5 0.953284
d -1.147796 -57.117012
e 112.803788 1414.72856
Table C.12: M2 Microstrip Line, Z
The effective dielectric constant of the medium is also width dependent, 
but also has a frequency dependence unlike the characteristic impedance. Ce// 
is given by the following closed form expression.
Cejf =  (4.913924 X 10“ ® +  5.683995 x 10"^)F +  2.363121 · 2.900819
F  is frequency in GHz units and W  is the line width in micron units.
C.4.2 M2 Microstrip Transmission Lines
As M3 microstrip lines, the characteristic impedance of M2 microstrip trans­
mission lines are width dependent and is independent of frequency for the range 
of F20 Foundry Process. The relation between the characteristic impedance 
and the width of the microstrip line is again expressed as a fourth order poly­
nomial.
y =  ax'* -f bx  ^-f- cx  ^+ dx -{■ e 
The polynomial coefRcients are given in Table C.12.
The second column of Table C.12 is also wrong.
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y XL V
a 5.721383 X 1 0 -" 3.665503 X 10-3
b -8.245841 X 10"* -2.081676 X 10-®
c 6.364327 X 10-® 7.427148 X lO-^
d 6.402617 X 10-3 7.516266
Table C.13: M2 Microstrip Line, EefF
The effective dielectric constant of the M2 microstrip medium is also both 
width and frequency dependent given by the expression
teff =  u  ■ F  +  V
where F  is frequency in GHz units, and u and v are third order polynomials 
of W  (in micron units) of the form
y =  aW^ + bW^ + cW  + d
with the coefficients given in Table C.13.
C.5 INTERFACE COM PONENTS
These are the components that make up the external terminals of the cir­
cuit. They may be either Bond Pads or Vias. Bond Pads are for input, output 
and biasing purposes. Vias are through-GaAs holes that make up the ground 
connections. In microwave frequencies these components are not simple con­
nections and have lumped models associated with them.
C.5.1 Bond Pads
Bond Pads are represented by a capacitance to ground, and the value of 
capacitance depends on the size of the Bond Pad. This capacitance is given 
as,
Cbp =  4 X 1 0 "^  X L (pF)
where L is the dimension of the M3 top plate in microns. Note that, this model 
is valid for square bond pads only.
Appendix D
SKILL ROUTINES FOR F20 PROCESS
The following is the file written in Skill code, in order to take care of the 
necessary calculations, and assignments specific to F20 Process. This cannot 
be used for other processes. It must be rewritten completely, or modified(in 
case of similar process specifications).
th is  f i l e  contains the s k i l l  rou tines necessary 
fo r  the CDF of the elements 
of the Marconi’s sample lib ra ry .
I t  computes and attaches the necessary 
parameters used fo r  layout and sim ulation 
purposes, to  the relevant elements 
th is  f i l e  must be loaded to the uSamples 
lib ra ry  before you ca accès the 
lib ra ry  elements properly
th is  procedure lim its  the number of f in g ers  to 1 ,2 ,4 ,6  
and se ts  the dummy vidth value uhvnever th is  f ie ld  is  edited
^^^*i^^*^^itt***************************************************
procedure(auFetCB_nFingers( ) 
l e t (  (nFingers)
nFingers = cdfgData->nFingers->value 
cond(
( (nFingers < 2)
( cdfgData->nFingers->value = 2 )
)
( (nFingers > 6)
( cdfgData->nFingers->value = 6 )
)
)
case( nFingers 
( 3
( cdfgData->nFingers->value = 2 )
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)
( 6
( cdfgData*->nFingers->value = 4 )
)
nFingers = cdfgData->nFingers->value 
cdfgData->ff->value = evalstring(cdfgData->wTotal->value) 
/  nFingers ♦ le6
erro r_ in d ica to r()
; th i s  procedure lim its  the percent bias to [0.1,1] 
procedure(auFetCB.bias( ) 
l e t (  (b ias)
b ia s  = cdfgData->pbias->value 
cond(
( (b ias < 10)
( cdfgData->pbias->value = 10 )
)
( (b ias > 100)
( cdfgData->pbias->value = 100 )
)
)
procedure(erro r_ ind ica to r() 
l e t (  (width)
cdfgData->error->value = n i l  
width = cdfgData->w->value
cond(
( (width < 50)
( cdfgData->error->value = t  )
)
( (width > 175)
( cdfgData->error->value = t  )
)
)
procedure(auFetCB.wTot a l ( ) 
l e t (  (wTotal)
wTotal = cdfgData->wTotal->value
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i f (  aellsIumberC wTotal) then 
»Total = evalstringC aelEvalExpr( »Total "f" n i l ) )  
cdfgData->»->value = »Total /  cdfgData->nFingers->value * le6
)
erro r_ ind ica to r()
)
auiFetmod = n il
procedure( auiFetBaseLinearNodelC gate nfingers)
case( nfingers 
( 6
)
( 4
)
( 2
)
( 1
auiFetmod = *( n il
gm 1.0 Cgs le-12
Cds le-12 Rds 1.0
Cgd
Rin
le-12
1.0
Rs 1.0 Rgs 100000. Rg 1.0
Rd 1.0 Lg le-12 Ls 19.16-12
Ld le-12 Tt 2.77e-12 )
auiFetmod = n il
gm 1.0 Cgs le-12 Cgd le-12
Cds le-12 Rds 1.0 Rin 1.0
Rs 1.0 Rgs 100000. Rk 1.0
Rd 1.0 Lg le-9 Ls 16.75e-12
Ld le-9 Tt 2.83e-12 )
auiFetmod = *( n i l
gm 1.0 Cgs le-12 Cgd le-12
Cds le-12 Rds 1.0 Rin 1.0
Rs 1.0 Rgs 100000. Rg 1.0
Rd 1.0 Lg le-9 Ls 15.75e-12
Ld le-9 Tt 2.89e-12 )
auiFetmod = »( n i l
gm 16.5e-3 Cgs .142e-12 Cgd .0193e-12
Cds .0446e-12 Rds 462 Rin 7.53
Rs 3.19 Rgs 100000. Rg 4.3
Rd 4.62 Lg 53.16-12 Ls 15.75e-12
Ld 14.5e-12 Tt 2.89e-12 )
procedure( auiFetScaleLinearHodel2(model » pb box)
prog( ( rds_0 al a2 a3 a4 a5 ri_0 gm_0 cdg.O cgs_0 cds_0)
rds.O  = 1303.904429e-8»pb^*4-3535.451e-6*pb**3
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+ 3489.37937e-4*pb*»2-1462.737e-2*pb+641.25 
al = 27.9487186-10 
a2 = 91.8939396-8 
a3 = 116.221456-6 
a4 = 75.2363056-4 
a5 = 32.3740126-2 
a6 = 11.788
ri_0 = (-al*pb»*2)*pb^*3+a2*pb^*4-a3*pb*^3+a4*pb**2-a5*pb+a6 
gm_0 = -52.32936-8*pb^*4+143.3062856-6*pb*«3
- 155.08356-4*pb**2+98.4417356-2%pb+10.064519 
cdg.O = 5.6818186-13*pb**4-1.9473586-10*pb**3
+ 2 .5616266-8*pb**2-2.0556146-6«pb+2.00256-4 
cgs.O = -1.7336836-ll*pb**4+4.66686l6-9*pb**3
- 4 .6 1 1 166-7*pb**2-*-2.9859366-5>^pb+5.7256-4 
cds.O = -5.419586-12*pb*M+l .3505246-9*pb*»3
- 1 .1756996-7*pb**2+4.4630246-6♦pb+2.2583046-4 
i f (  box th6n
mod6l = l i s t (  n i l
»gm (6.76-4«gni_0*w/100) ♦ auiF6trood->gm
»Cgs (0.04 + cgs_0*w) ♦ auiF6tmod->Cgs
*Cgd (2.56-3 + cdg_0*w) ♦ auiF6traod->Cgd
»Cds (0.0168 + cds_0*w) ♦ auiF6tmod->Cds
*Rds (rds_0*100/w) * auiF6tmod->Rds
^Rin (ri_0*100/w) ♦ auiF6tmod->Rin
»Rs (318.8/w) * auiF6tmod->Rs
’Rgs auiF6tmod->Rgs
^Rg (0.043*w) ♦ auiF6tmod->Rg
^Rd (462/w) ♦ auiF6tmod->Rd
*Lg (0.000531*ff) ♦ auiF6tmod->Lg
*Ls auiF6tmod->Ls
*Ld (0.000145*w) ♦ auiF6tmod->Ld
*Tt auiF6tmod->Tt
)
6ls6
model = l i s t (  n i l
g^m (6.7e-4*gm_0*y/100) ♦ auiFetmod->gm 
>Cgs (0.04 + cgs_0*w) ♦ auiFetmod->Cgs 
*Cgd (2.5e-3 + cdg.O*y) ♦ auiFetmod->Cgd 
^Cds (0.0168 + cds_0*w) ♦ auiFetrood->Cds 
’Rds (rds_0*100/w) ♦ auiFetmod->Rds 
*Rin (ri_0*100/y) ♦ auiFetmod->Rin 
*Rs (318.8/w) ♦ auiFetnod->Rs 
’Rgs auiF6tmod->Rgs
(0.043*y) ♦ auiFetmod->Rg 
(462/w) ♦ auiFetmod->Rd 
(0.000531*w) ♦ auiFetmod->Lg 
(auiFetmod->Ls -  le - l l)* 4  
(0.000145»w) ♦ auiFetmod->Ld 
auiFetmod->Tt
>Rd
>Ls
»Ld
>Tt
)
)
re tu rn ( model)
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procedureC auiFetScaleLinearNodel4(model v pb box) 
prog( ( rds_0 rin_0 gin_0 cdg_0 cgs_0 cds.O)
rds^O = 789.452433e-8*pb^*4-2053.301e-6#«pb**3
+ 1934.121426e-4*pb»»2-758.2776e-2*pb+373.19731 
rin.O  = 4.67 -  2.833e-2*pb 
gm_0 = -52.3293e-8»pb*M+143.306285e-6*pb»*3
- 155.0835e-4*pb*»2+98.441735e-2*pb+10.064519 
cdg_0 = 3.850481e-12*pb**4-8.739112e-10*pb**3
+ 7 .702526e-8^pb**2-4.480064e-6 ♦pb-i-4.067016e-4 
cgs_0 = -8.02888e-ll^pb*#4+0.019385e-6*pb**3
- 0 .016134e-4^pb**2+7.397165e-5*pb+l. 278949e-3 
cds.O = 5.342098e-ll*pb**3-1.285915e-8*pb*»2 
+ 1.640386e-6*pb+5.195582e-4 
i f (  box then
model = l i s t (  n i l
g^m (gm_0*le-3'*'w/75) ♦ auiFetmod->gm 
*Cg8 (0.06 + cgs.O^w) ♦ auiFetmod->Cgs 
^Cgd (0.0054 + cdg_0*w) ♦ auiFetmod->Cgd 
»Cds (0.0184 + cds_0«w) ♦ auiFetmod*'>Cds 
»Rds (rds_0*75/w) ♦ auiFetmod-*>Rd8 
^Rin (rin_0*75/w) ♦ auiFetmod->Rin 
»Rs (178.5/w) ♦ auiFetmod->Rs 
^Rgs auiFetmod->Rgs
(0.0213*w) ♦ auiFetmod->Rg 
’Rd (90/w) ♦ auiFetmod->Rd 
'Lg (0.000381♦¥> ♦ auiFetmod“>Lg 
’Ls auiFetmod->Ls 
»Ld (0.000236*w) ♦ auiFetmod->Ld 
^Tt auiFetmod“>Tt
else
)
model = l i s t (  n i l
*gm (gm_0*le-3*w/75) ♦ auiFetmod->gm
^Cgs (0.06 + cgs_0*w) ♦ auiFetmod->Cgs
^Cgd (0.0054 + cdg_0*w) ♦ auiFetmod->Cgd
>Cds (0.0184 + cds_0»w) ♦ auiFetmod->Cds
*Rds (rds.0*75/¥) ♦ auiFetmod->Rds
^Rin (rin_0*75/w) ♦ auiFetmod*->Rin
»Rs (178.5/w) ♦ auiFetmod->Rs
^Rgs auiFetmod*->Rgs
^Rg (0.0213*w) ♦ auiFetmod->Rg
»Rd ( 90 /w )  * auiFetmod->Rd
^Lg (0.000381♦¥> ♦ auiFetmod->Lg
^Ls (auiFetmod->Ls -  le - l l)* 4
»Ld (0.000236*w) ♦ auiFetmod->Ld
*Tt auiFetmod->Tt
)
)
re tu rn ( model)
)
procedure( auiFetScaleLinearNodel6(model v pb box) 
prog( ( gm_0 gm.l cgs.O cgd_0 cds_0 rds_0 rin_0)
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gm_0 = (-3.55333e-8*pb**2 + 9.04e-6*pb + 2.756333e-4)
gm-1 = (-2.13336-7*pb'»*2 + 6.46e-5«pb - 1.96667e-4)
cgs_0 = (3.790567e-5*pb + 2.486652e-3)
cgd^O = (-1.72602e-6*pb + 5.49434e-4)
cds_0 = (1.291184e-6«pb + 7.936999e-4)
rds_0 = (108.37e-8*pb**4-374.84e-6*pb**3
+ 477.19e-4*pb**2-247.65e-2*pb + 42.42) 
rin_0 = (1.304781e-7«pb»*2 + 1.191767e-5«pb + 1.535221e-3) 
if( box then
model = list( nil
’gm (gm_0*B + gro.l) ♦ auiFetmod’->gm
*Cgs (cgs_0»w + 0.09) ♦ auiFetinod->Cgs
»Cgd (cgd.O^y + 8.7e-3) ♦ auiFetmod->Cgd
*Cds (cds_0*w + 0.019) ♦ auiFetmod->Cds
>Rds (rds.O + l/(w*6.95e-5)) ♦ auiFetmod->Rds
»Rin (1.0/(rin_0^w + 0.09)) * auiFetmod->Rin
*Rs (1.25 - 4e-3*w) ♦ auiFetrood->Rs
>Rgs auiFetmod->Rgs
»Rg (1.3e-2*¥+ 0.2) ♦ auiFetmod“>Rg
’Rd (4.35 - 2.2e-2*w) ♦ auiFetinod->Rd
*Lg (0.2*¥ + 18) ♦ auiFetmod->Lg
*Ls auiFetmod->Ls
*Ld (0.1*¥ + 20) ♦ auiFetmod->Ld
’Tt auiFetmod->Tt
e lse
)
model = list( nil
>gm (gm_0»w + gra.l) ♦ auiFetmod->gm
»Cgs (cgs.O^w +0.09) ♦ auiFetmod->Cgs
>Cgd (cgd_0«w + 8.7e-3) ♦ auiFetmod“>Cgd
’Cds (cds_0*¥ + 0.019) ♦ auiFetmod->Cds
»Rds (rds_0 + l/(w»6.95e-5)) * auiFetmod->Rds
>Rin (1.0/(rin_0+B + 0.09)) ♦ auiFetmod->Rin
*Rs (1.25 - 4e-3*¥) ♦ auiFetrood->Rs
’Rgs auiFetmod->Rgs
*Rg (1.3e-2*B + 0.2) ♦ auiFetmod->Rg
*Rd (4.35 - 2.2e-2*w) ♦ auiFetmod->Rd
*Lg (0.2+w + 18) ♦ auiFetmod->Lg
»Ls (auiFetmod->Ls - le-ll)*4
*Ld (0.1+w + 20) ♦ auiFetmod“>Ld
T^t auiFetmod“>Tt
)
)
re tu rn ( model)
procedure( auFetHharmLinearPrim( netdpl ) 
l e t (  ( ( fp  netdpl->fd )
tmp n V model box bias pbias gm_0 )
; ; ;  add to  node-mapping l i s t :  
ancAddToInstIameNap( netdpl )
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; ; ;  get the parameters:
; ; ;  n (f  in g e rs ) , » ( to ta l  periphery), K gate length) 
n = ancGetSimPropValueC netdpl n i l  ’nFingers ) 
i f (  stringpC n ) then n = evalstringC  n ) )
V = ancGetSimPropValueC netdpl n i l  »»Total ) 
i f (  stringpC » ) then » = evalstringC  » ) )
1 = ancGetSimPropValueC netdpl n i l  »1)
pbias = ancGetSimPropValueC netdpl n i l  »pbias)
i f (  StringpC pbias ) then pbias = evalstringC  pbias ) )
box = ancGetSimPropValueC netdpl n i l  »via)
» = C»/n) ♦ le6
;;; get the model for this device 
model = auiFetBaseLinearNodelC I n )  
caseC n 
( 2
model = auiFetScaleLinearNodel2( model » pbias box)
)
( 4
model = auiFetScaleLinearNodel4( model » pbias box)
)
( 6
model = auiFetScaleLinearNodel6( model » pbias box)
)
)
; ; ;  p r in t the component
ancPrintfC fp  " f e t  ") 
ancPrintTerminalsC netdpl) 
ancPrintfC fp  '· g=y.g t=y,g cgs=yg \n" 
model->gra model->Tt model->Cgs ) 
ancPrintfC fp  ·'+ ri=y.g cdg=%g cds=yg gds=yg \n" 
model->Rin model->Cgd model->Cds 1 ./model->Rds ) 
ancPrintfC fp  "+ lg=y.g rg=y,g ld=%g rd=y,g ls=y,g rs=y,g \n"
model->Lg model->Rg model->Ld model->Rd model->Ls model->Rs) 
ancPrintfC fp *' ;ys\n" ancGetSimlnstlameC netdpl ) )
procedure(auCapCB_c()
letCCal a2 a3 b l b2 b3 nl n2 n3 e l e2 e3 e4 e5 e6 
f l  f2 f3  f4  f5 f6  c s » dim c2 c3 12 13 r  pc»)
c = cdfgData->C“>value 
ifC aellsIumberC c) then
c = evalstringCaelEvalExprCc "f" n i l ) ) )
dim auiCapCalcDimensionCc n il)  
pc» ” dim * le6 
cdfgData->pcW->value » pc»
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sp r in tf (s  "Xg" dim) 
cdfgData->W“>value = s 
case( cdfgData->cType->value 
( ••poly" 
a l » 310156 
a2 = 1.982851e-5 
a3 = 3.262996e-7 
bl » .724728 
b2 = 4.343976e-3 
b3 = 2.981967e-3 
nl = -2.424696 
n2 = 1.521669 
n3 = 1.884238 
el = 1.199327e-13 
e2 = -1.425209e-10 
e3 = 5.925084e-8 
e4 = -9.977216e-6 
e5 = 7.61417e-4 
e6 = -0.018913 
f l  = 7.223189e-14 
f2 = -1.087451e-10 
f3 = 5.791041e-8 
f4 = -1.352713e-5 
f5 = 1.548175e-3 
f6 = -0.043643 
cdfgData->bok->value =
)
n i l
( "Si3I4" 
a l = .0
a2 = 3.0687020-6 
a3 = 3.0687020-6 
bl = .0
b2 = 9.8864380-3 
b3 = 9.8864380-3 
nl = .0 
n2 = 1.719218 
n3 = 1.719218 
e l = 1.0082650-13
02 = -1.0281240-10
03 = 4.045250-8
04 = -7.8057650-6
05 = 8.9066750-4
06 = -0.028514
f l  = 1.0082650-13 
f2 = -1.0281240-10 
f3 = 4.045250-8 
f4 = -7.8057650-6 
f5 = 8.9066750-4 
f6 = -0.028514 
cdfgData->bok->value = t
)
)
r  = al*pcB**nl + bl
c2 = (a2*pcw**n2 + b2)*lp
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c3 = (a3*pcB**n3 + b3)*lp
1 2  = (el*pcv<>*5.0-t-e2*pcw4>*4.04-e3t'pcv*«3.0 
+ e4*pcw**2.0+e5*pcw+e6)*ln
13 = (fl*pcw**5.0+f2^pcw**4.0+f3*pc¥**3.0 
+ f4*pcw**2.0+f5*pc¥+f6)*ln
cdfgData->r->value = sprintfCs "Xg" r) 
cdfgData->c2->value = sp r in tf (s  "%g" c2) 
cdfgData->c3->value = sprintfCs *7.g" c3) 
cdfgData->12->value = sprintfC s '7.g" 12) 
cdfgData->13->value = sprintfC s '7g" 13)
procedureCauiCapCalcDimensionCc fixDim) 
letCCcl areaCap pun c_type)
c_type = cdfgData->cType->value 
caseC c_type
C "poly" 
cl=0.010967 
areaCap=2.81417e-5 
pwn=0.514507569
)
C ••Si3I4'· 
c l=0.010062 
areaCap=5.789419e-4 
pun=0.507944506
)
)
auRoundCCCCc»lel2-cl)/areaCap)»*p¥n)*lu . le-6)
)
)
procedure CgetlC)
letCCcPrime F I  s R L Cl FL)
cPriroe = cdfgData->c->value 
ifC aellsIumberCcPrime) then 
cPrime = evalstringCaelEvalExprCcPrime ”f" n i l ) ) )
M = round Cl. 999482 + sqrtC744.0755*cPrime»lel2-0.15125))
cdfgData->n->value = I
lim itlC )
I  = cdfgData->n->value 
F = C15*I - 5)*lu
cPrime = CCCl-l)*CF*le6-55) + F*le6)*8.96e-5 + 6.59e-4)*lp 
cdfgData->c->value = sprintfC s '7g'' cPrime)
Cl = C4.132143e-5^H**2+2.831357*I-0.011336)»lp 
L = C-3.026908e-4*I**3+0.014089^I**2-0.208423^I+1.063872)^ln 
R = C-2.22583e-3»I^*5+0.163427*I^*4“4.72975^I**3 
+ 67.48168*I»»2-475.724*I+1337.138)
FL = F - 55u
cdfgData->Fl->value = sprintfC s *7g" FL) 
cdfgData->¥->valu6 = sprintfCs '7g" F)
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cdfgData->cl->value = sprin tfC s "Xg” Cl) 
cdfgData->l->value = sprin tfC s "Xg" L) 
cdfgData->r->value = sprin tfC s "Xg" R) 
cdfgData->pfl->value = round(FL*lo6/0.1)«0.1 
cdfgData“>pw“>value = round(F*1e6/0 .1)*0.1
)
)
procedure (getCO
letCCcPrime F I s R L Cl FL)
lim itlO
N = cdfgData->n“>value 
F = (15*I - 5)»lu
cPrime = (((I-l)* (F *le6-55) + F*le6)+8.96e-5 + 6.59e-4)*lp 
cdfgData->c->value = sprin tfC s ''Xg” cPrime)
Cl = C4.132143e-5#I*^2+2.831357*I-0.011336)*lp 
L = C-3.026908e-4*I+*3+0.014089*I**2-0.208423*I+1.063872)'»«ln 
R = -2.22683e-3*I**5+0.163427»I**4-4.72975*Ii*^3 
+ 67.48168*I**2-475.724*I+1337.138 
FL = F - 55u
cdfgData->Fl->value = sprin tfC s "Xg" FL) 
cdfgData->B->value = sprin tfC s "Xg" F) 
cdfgData->cl->value = sprin tfC s "Xg" Cl) 
cdfgData->l->value = sprin tfC s "Xg" L) 
cdfgData->r->value = sprin tfC s "Xg" R) 
cdfgData->pfl->value = roundCFL*le6/0.1)*0.1 
cdfgData->pw->value = roundCF*1e6/0 .1)*0.1
)
)
procedure ClimitlC) 
letCCi)
I  = cdfgData->n->value 
I  = roundCl/2) ♦ 2 
cdfgData->n->value = I 
condC
CCI < 6)
cdfgData->n->value = 6)
CCI > 20)
cdfgData->n->value = 20)
)
)
)
d eclare  CtqIndArray [44] ) 
augIndList = * C
Cnil ind 353p nt lOOX f 104G type "planar" name "1353")
Cnil ind 418p nt 125% f 85.5G type "planar" name "1418")
Cnil ind 454p nt 100% f  39G type "stacked" name "1454")
Cnil ind 523p nt 150% f  76 .2G type "planar" name "1523")
Cnil ind 667p nt 175% f  57.6G type "planar" name "1667")
Cnil ind 810p nt 125% f  33.8G type "stacked" name "1810")
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(n il ind 848p nt 200У. f  47 .4Gi typ« "planar" name "1848")
(n il ind 1065p nt 22БУ, f  39 .3G type "planar" name "1106Б")
(n il ind 1182p nt 150У, f  28.6G type "stacked* ' name "11182")
(n il ind 1318p nt 250У, f  33G type "planar" name "11318")
(n il ind 1604p nt 17БУ, f  23.4G type "stacked"' name "11604")
(n il ind 1606p nt 27БУ f  28.2G type "planar" name "11606")
(n il ind 1929p nt 300У f  24.6G type "planar" name "11929")
(n il ind 2104p nt 200У, f  18.2G type "stacked" name "12104")
(n il ind 2287p nt 32БУ. f  22G type "planar" name "12287")
(n il ind 2681p nt ЗБ0У, f  20G type "planar" name "12681")
(n il ind 2705p nt 22БУ, f  18.3G type "stacked" name "1270Б")
(n il ind 3111p nt 37БУ, f  18 .IG type "planar" name "13111")
(n il ind 3425p nt 2Б0У, f  12.3G type "stacked" name "1342Б")
(n il ind 3578p nt 400У, f  16.7G type "planar" name "13578")
(n il ind 4086p nt 42БУ, f  18.4G type "planar" name "14086")
(n il ind 4277p nt 27БУ, f  9.88G type "stacked" name "14277")
(n il ind 4634p nt 4Б0У. f  14.4G type "planar" name "14634")
(n il ind 5225p nt 47БУ, f  13.6G type "planar" name "15225")
(n il ind 5269p nt 300У, f  8.1G type "stacked" name "15269")
(n il ind 5863p nt БООУ, f  12.7G type "planar" name "15863")
(n il ind 6403p nt 32БУ. f  6.38G type "stacked" name "16403")
(n il ind 6550p nt Б2БУ, f  11.8G type '"planar" name '"16550")
(n il ind 7288p nt ББОУ. f  IIG type ■•planar" name '•17288")
(n il ind 7679p nt ЗБ0У. f  S.S5G type ·'stacked" name '•17679")
(n il ind 8082p nt Б7БУ, f  10.4G type ·•planar" name '•18082")
(n il ind 8936p nt 600У. f  9.9G type ·•planar" name '•18936")
(n il ind 9088p nt 37БУ, f  4.9G type '•stacked" name '•19088")
(n il ind 9853p nt 62БУ, f  9.SG type ■•planar·’ name '•19853")
(n il ind 10618p nt 400У, f  4.3G type ·'stacked" name '•110618")
(n il ind 10839p nt 6Б0У f  9.2G type "'planar" name '•110839")
(n il ind 11898p nt 67БУ. f  8.9G type "planar" name "'111898")
(n il ind 12253p nt 42БУ f  3.8G type ·■stacked" name "112253")
(n il ind 13036p nt 700У, f  8.6G type ”planar" name "113036")
(n il ind 13971p nt 450У. f  3.38G type "stacked" name "113971")
(n il ind 15744p nt 47БУ, f  2.98G type ■'stacked" name "115744")
(n il ind 17540p nt 500У, f  2.SSG type ■·stacked" name "117540")
procedure (auIndCB^iO
le t  ( (s iz e  iVal s best hummy noft r f  CA2 САЗ CF R L LI L2 L3 
Cl C2 C3 C4 R1 R2 R3 R4 R5 m snt fn t r t )
iVal = cdfgData->i->value 
i f (  aellslum ber( iVal) then
iVal = ev a ls trin g ( aelEvalExpr( iVal " f"))
s ize  = ^ind 
noft = *nt 
r f  = >f
foreach(indInfo augIndList 
i f (! best I I
(abs(get(indInfo s ize) - iVal) 
< abs(get(best size) - iV al))
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then
best
)
indinfo
)
Set a l l  values from best inductor found: 
cdfgData->i“>value = sprin tfC s "7,g" got (best s iz e ))  
cdfgData->nt->value = s p r in tf (s  ’7.g" g e t(b est n o ft))  
cdfgData->f->valuo = sprin tfC s "*/,g" get (best r f ) )  
cdfgData->stdCellIame->valuo = best-*>name 
cdfgData->ind_typo->valuo = best->typo 
huininy = bost->typo 
case( hummy
("stacked" m = 1.0)
("planar" m = 0.0)
)
r t  = get(best noft) 
sn t = r t  ♦ r t  
fn t = snt ♦ snt
R=-8.715679o-3*fnt+0.117006*snt * r t-0 .414503*snt 
+1.540988*rt-0.49093
CA2=(0 .017183*fnt-0. 29383*snt »rt+2.482252^snt 
-0 .446438*rt+14.271271)*lp 
CA3=(0.07091*fnt-l.319712^snt*rt+9.310673*snt 
-12 .427652»rt+16.686414)*lp 
CF=(5.291501e-3^fnt*fnt-0. 191888*fnt*snt*rt
+2.936406*fnt*snt-24.65102^fnt»rt+123.379191*fnt 
-373.563243*snt*rt+658.330576*snt-596.458929*rt 
+211.078589)*lp
L2=ra*(2 .083333s-3*fnt-0.029167*snt*rt+0.072917*snt 
+0.554167*rt-0.55)*ln
L3=m* ( -0 .024567^nt+0.334969*snt«rt-l. 320638*snt 
+2.335636*rt-l.0254)*ln 
Cl=(0.02*rt-0.015)*lp
C2=m*(2 .916667e-4*fnt-3.083333e-3*snt*rt+0.013708*snt 
-0.021917*rt+0.012)»lp
C3=(-5.75e-5*fnt+l.113333o-3+snt*rt-2.9075o-3*snt 
+0.024122*rt-0.0196)*lp 
C4=(0.018*rt-0.003)*lp
Rl=5.416667e-3*fnt-0.504167*snt*rt+4.924583*snt
-8.506833»rt+7.68
R2=m*(0 .0625*fnt-0.541667»snt*rt+2.6875*snt 
-4.208333^rt+2.5)
R3=15*m
R4=30*m
R5=30*ra
Cl=(CA3/1000)*(l-m)+Cl»m 
C3=(1-m)»CF/1000+m*C3 
C4=(1-m)♦CA2/1000+m^C4 
Rl=(l-m)*R+m*Rl
cdfgData->cl->valuo = sprin tfC s "•/,g" Cl) 
cdfgData->c2->valuo = sprin tfC s "7g" C2) 
cdfgData->c3->valuo = sprin tfC s "7g" C3) 
cdfgData->c4->value = sprin tfC s "%g" C4) 
cdfgData->rl->value = sprin tfC s "%g" Rl)
151
cdfgData->r2->value = sprin tfC s "Xg” R2) 
cdfgData->r3“>value = sprin tfC s "Xg" R3) 
cdfgData->r4“>value = sprin tfC s "Xg" R4) 
cdfgData->r5->value = sp rin tfC s "Xg" R5) 
cdfgData->12“>value = sp rin tfC s "Xg” L2) 
cdfgData->13->value = sp rin tfC s "Xg" L3) 
)
)
procedureC auLineCB.wC) 
letC CpW w buf)
; ca lcu la te  z from w k sub:
w = cdfgData->y->valuo 
ifC aellsIuroberC v) then 
y = evalstringC aelEvalExprC y " f" ))  
cdfgData->pcW->value = y ♦ l .e 6  
pW = y ♦ le6
auLineCalcZC pU cdfgData->sublame->value) 
else
cdfgData->z->value = "unknoyn"
)
procedureC auLineCB_lC) 
letC C 1 f)
; ca lcu la te  e from l , f  ft sub:
1 = cdfgData->l->valuo 
f  = cdfgData->f->value 
ifC aellsIumberC 1) then 
1 = evalstringC aelEvalExprC 1 "f" ))  
cdfgData->pcL->value = 1 ♦ l .e 6  
f  = evalstringC aelEvalExprC f  " f" ))  
cdfgData->e->value =
sprin tfC  buf "Xg" auLineCalcEC I f ) )
e lse
cdfgData->e->value = "unJcnoyn"
)
procedureC auLineCB.zC)
letC Cl 2 y buf f  F att res)
calculate y from z ft sub:
1 = cdfgData->l->valuo 
ifC aellsIumberC 1) then 
1 = evalstringC aelEvalExprC 1 "f")) 
)
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Z = cdfgData->Z“>value
f = evalstringC aelEvalExpr(cdfgData->f->value "f“))
F = f  ♦ le-9
i f (  aellslum ber( z) then
Z = evalstringC aelEvalExprC z " f  n i l ) )
¥ = auLineCalcWC z cdfgData->sublane->value) 
cdfgData->y->value = s p r in t f ( buf "%g" ¥»lu) 
cdfgData->pcW->value = w 
i f (  cdfgData-*>subIaine->value == ”182" then 
cdfgData->Eeff->value 
= sp rin tf(b u f "%g" calculâteEeff2(w  F)) 
res = 55e-3
e lse
cdfgData->Eeff“>value 
= s p r in tf  (buf "Xg'· calculateEeff3(ff F)) 
res = lOe-3
)
cdfgData->e->value = sp r in tf  (buf ’'Xg'' auLineCalcECl f ) )  
e lse
cdfgData->w->value = "unknown*'
)
a t t  = 20*0.434294481^(((res/w)*le6)/(2»z)) 
cdfgData->Att->value = s p r in tf  (buf "Xg" a t t )
procedureC auLineCB_e() 
l e t (  ( e f  1 buf)
; ca lc u la te  1 from e»f k sub:
e = cdfgData“>e->value 
f  = cdfgData->f->value 
i f (  aellsIuroberC e) then
e = evalstringC aelEvalExprC e "f" n i l ) )  
f  = evalstringC aelEvalExprC f  "f" n i l ) )
1 = auLineCalcLC e f)
cdfgData->l->value = sprin tfC  buf "Xg" 1) 
cdfgData->pcL->value = 1 ♦ l.e 6  
e lse
cdfgData->l->value = "unknown"
)
procedureC auLineCB_f() 
l e t (  ( f )
f  = cdfgData->f->value 
i f ( ! aellsIumberC f ) I I evalstringC 
aelEvalExprC f  "f" n i l ) )  <= 0. 
then cdfgData->f->value = "lOG"
)
ifC cdfgData->mode->value =  "physical" then
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auLineCB.wO
auLineCB.K)
else
auLineCB.zO
auLineCB.eO
)
procedure( auLineCalcL( e f)  
l e t (  ( sub e r  lambda 1)
er = cdfgData->Eeff->value 
i f (  aellsIumberC er) then
er = evalstringC  aelEvalExprC er "f" n il) )
)
lambda = 3.e8 /  ( s q r t(  er) ♦ f)
1 = e /  360. ♦ lambda
procedure( auLineCalcV( z subíame)
i f (  subíame == ''m2'' then 
calculateU 2(z)
e lse
calculateV 3(z)
)
procedure(c a lc u lâ teW3(z)
2.089807e-5*z**4 -  6.916731e-3*z*»3 + 0.893244*z**2 
- 54.755564*z + 1389.755945
procedure(c a lc u lâ teW2(z)
2.329332e-5*z»M - 7.546243e-3*z**3 + 0 .953284*z^*2 
- 57.117012*z + 1414.72856
procedure( auLineCalcE( 1 f)  
l e t (  ( e r  lambda e)
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er » cdfgData“>Eeff->value 
i f (  aellsiumberC er) then
er = evalstringC aelEvalExprC er "f" n il) )
)
lambda =* 3.e8 /  ( sq rt(  er) ♦ f)  
e = 1 /  lambda ♦ 360.
; e le c tr ic a l  to/from  physical transform ations:
procedureC auLineCalcZC « subíame)
l e t (  ( a t t  res s pW F ere z 1 f  (PI 3.1415927))
f  = evalstring(cdfgData->f->value)
F = f  * le -9  
1 = cdfgData->l->value 
1 = evalstringC aelEvalExprC 1 " f" ))  
i f (  subíame == ”m2" then
ere => calculateEeff2(v F) 
z = calculatez02(u) 
res = 55e-3
e lse
ere = calculateEeff3(w F) 
z = calculatez03(v) 
res = lOe-3
)
cdfgData->Eeff->value = sp r in tf (s  "Xg" ere) 
cdfgData->e->value = sp r in tf (s  "iCg" auLineCalcEd f ) )  
cdfgData->z->value = sprin tfC s "%g" z) 
a t t  = 20*0.434294481*(((res/w)»le6)/(2*z)) 
cdfgData->Att->value = sprin tfC s "Xg” a t t)
procedure(calculateE eff3(al a2)
(4.913924e-5<‘al + 5 .683995e-3)»a2 
+ 2 .363121*al**0.142442 + 2.900819
procedure(calculatez03(a3)
7.156906e-8*a3**4 - 4 .604555e-5*a3**3 
+ 0.011097*a3**2 - 1.332506*a3 + 120.004242
)
procedure(calculateEeff2(al a2) 
le t( (u  v)
u = 5 .7 2 1 3 8 3 e -ll*a l»*3  -  8 .245841e-8*al**2
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+ 6.364327e-S*al + 6.402617e-3 
V “ 3 .665503e-8*al**3 - 2 .081676e-5*al**2 
+ 7.427l48e-3*al + 7.516266
u^a2 + V
procedure(calculatez02(a3)
5 .524747e“8*a3**4 - 3 .631416e“5*a3**3 
+ 9.043643e-3*a3**2 - 1.147796*a3 + 112.803788
)
procedure( auLineHharmPriin( netdpl)
l e t (  ( (fp netdp l“>fd) ( mapList netdpl->sim-">propMapping) subíame)
; ; ;  add to node-mapping l i s t :  
ancAddToInstlameHapC netdpl )
case( ancGetSimPropValue(netdpl mapList ’mode)
( "physical"
subíame = ancGetSimPropValue(netdpl mapList ’subíame) 
ancPrintfC fp " t r l  ") 
ancPrintTerminalsC netdpl ) 
ancPrin tf( fp " wy,8 Py,s ’/.s"
ansGetLibraPropValueC netdpl mapList ’v ) 
ansGetLibraPropValueC netdpl mapList ’1 ) 
ansHharmSubstratelame(subíame "m icrostrip") )
)
( "e le c tr ic a l"
ancP rin tf( fp " t r l  ") 
ancPrintTerminals( netdpl ) 
an cP rin tf( fp " zy.s Py,s Ky,s Ay.s"
ansGetLibraPropValue( netdpl mapList ’z ) 
ansGetLibraPropValue( netdpl mapList ’1 ) 
ansGetLibraPropValue( netdpl mapList ’Eeff ) 
ansGetLibraPropValue( netdpl mapList ’Att ) )
)
)
ancP rin tf( fp " ;*/s\n" ancGetSimInstIame( netdpl ) )
)
procedure(auViaCB_w() 
le t ( ( c  w pcW s)
¥ = cdfgData->¥->value 
i f (  aellslum ber( w) then
w = eva ls tring ( aelEvalExpr( w "f"))
)
pcW = ¥ ♦ le6 
cdfgData->pcW->value 
c = (4e-4*pcW)*lp
pcU
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cdfgData->c->value = sprintfCs "Xg" c)
)
procedure(auResCB.r()
le t((R dc R pf pie plu pw Vb)
R = evalstring(aelEvalExpr(cdfgData->r->value "f" n i l ) )
plu = eval8tring(cdfgData->lu->value) ♦ le6
pie = evalstring(cdfgData->le->value) * le6
pw = evalstring(cdfgData->w->value) ♦ le6
pf = round(evalstring(cdfgData->f->value) ♦ le-9)
Rdc = calculateRdc(R pf)
)
)
cond(
( !cdfgData->etched->value 
pie = О
plu ^ calculatepluCRdc pie pw) 
i f (  round(10*plu - 1) < 120 then 
plu = 12
pw = ca lcu lâ tepw(Rdc plu pie)
)
cdfgData->Rs->value = "180"
)
( cdfgData->etched->value
pie = calculateple(Rdc plu pw) 
i f (  round(10*ple - 1) < 40 then 
pie = 4
plu = calculatepluCRdc pie pw)
)
i f (  round(10*plu - 1) < 120 then 
plu = 12
pw = calculatepwCRdc plu pie)
)
cdfgData->Rs->value = "300"
)
Vb = calculateV b(ple) 
writeKRdc plu pie pw Vb pf)
procedure(calculateR dc(r f)  
r / ( l  + 0.013*f)
)
procedure (readK xl x2 x3 x4 x5)
xl = eval8tring(cdfgData->r->value)
x2 = evalstring(cdfgData->lu->value) ♦ Іеб
x3 » evalstring(cdfgD ata->le“>value) ♦ Іеб
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x4 = evalstring(cdfgData->W“>value) * le6
x5 = round(evalstring(cdfgD ata->f“>value) ♦ le-9)
)
procedure(writel(xO xl x2 x3 x4 x5) 
le t ( ( s  ZO Eeff c l)
cdfgData->r->value = sprin tfC s "/Cg" xO*(l + 0.013*x5)) 
cdfgData->plu->value = round(xl) 
cdfgData->ple->value = round(x2) 
cdfgD ata->total“>value = round((xl + x2 - 12)) 
cdfgData->pw->value = round(x3) 
x4 = 0.01 ♦ round(x4/0.01) 
cdfgData->Vb->value = x4
cdfgData->lu->value = sprin tfC s "%g“ xl*lu) 
cdfgData->le->value = sprin tfC s "%g" x2*lu) 
cdfgData->w->value = sprin tfC s "Xg" x3*lu) 
condC
( !cdfgData->orient->value
cdfgData->wEFF“>value = sprin tfC s "Xg” x3*lu) )
( cdfgData->orient->value
cdfgData->wEFF->value = sprin tfC s "7.g" (x3-0.8)*lu) )
)
Eeff = calculateEeff3(x3 x5)
ZO = calculatez03(x3)
cl = (xl + x2)*sqrt(Eeff)/(18O0»Z0)
cdfgData->cl->value = sp rin tfC s "tCg" cl* lp)
)
procedureCcalculateEeff3(al a2)
(4.913924e-5*al + 5 .683995e-3)*a2 
+ 2 .363121»al«*0.142442 + 2.900819
procedure(calculatez03(a3)
7.156906e-8*a3**4 -  4 .604555e-5*a3^*3 
+ 0.011097*a3**2 - 1.332506*a3 +120.004242
procedure(calculateVb(xl)
condC
( cdfgData->etched->value 
sq r t(x l) /2  )
( !cdfgData->etched->value 
100 )
)
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procedure(calculateplu(RDC PLE PW)
cond(
( !cdfgData->orient->value
(RDC*PW - 300*PLE - 1080)/180 )
( cdfgData->orient->value
(RDC*(PW-0.8) - 300»PLE - 1080)/180 )
)
procedure(calculateple(RDC PLU PW)
cond(
( !cdfgData->orient->value
(RDC*PW - 180*PLU - 1080)/300 )
( cdfgData->orient->value
(RDC*(PW-0.8) - 180*PLU - 1080)/300 )
)
procedure(calculatepwCRDC PLU PLE)
cond(
( !cdfgData->orient“>value
(300*PLE + 180*PLU + 1080)/RDC )
( cdfgData->orient->value
(300^PLE + 180^PLU + 1080)/RDC + 0.8  )
)
procedure(calculater(PLU PLE PW)
cond(
( !cdfgData->orient->value
(300*PLE + 180*PLU + 1080)/PW )
( cdfgData->orient->value
(300#PLE + 180*PLU + 1080)/(PW - 0 .8) )
)
)
procedure(auResCB_lu()
let((R dc R pf pie plu pv Vb)
R = evalstring(aelEvalExpr(cdfgData->r->value "f" n i l ) )
plu = evalstring(cdfgD ata->lu->value) * le6
pie » evalstring(cdfgD ata->le->value) ♦ le6
pw = evalstring(cdfgD ata“>w->value) * le6
pf s round(evalstring(cdfgData->f->value) ♦ le -9 )
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Rdc = calculateRdc(R pf)
i f (  (round(plu*10 -  1) < 120) then 
plu = 12
)
cond(
( !cdfgData->etched“>value
pw = calculatepv(Rdc plu p ie) 
i f (  (round(py*10 -  1) < 100) then 
pw = 10
Rdc = c a lc u la te r(p lu  p ie py)
)
)
( cdfgData->etched->value
pie = calculateple(R dc plu py) 
i f (  (round(ple*10 - 1) < 40) then 
p ie = 4
py = calculatepy(Rdc plu p ie)
)
)
)
Vb = calculateV b(ple) 
yritelCRdc plu p ie  py Vb pf)
)
)
procedure(auResCB_le()
le t((R dc R pf pie plu py Vb)
R = evalstring(aelEvalExpr(cdfgD ata->r->value "f"  n i l ) )
plu = evalstring(cdfgD ata->lu->value) ♦ le6
p ie = evalstring(cdfgD ata->le->value) ♦ le6
py = evalstring(cdfgD ata->y“>value) ♦ le6
pf = round(evalstring(cdfgD ata->f->value) ♦ le -9 )
Rdc = calculateRdc(R pf)
i f (  (round(ple*10 -  1) < 40) then 
p ie  = 4
)
py = calculatepy(Rdc plu p ie) 
i f (  (round(py*10 -  1) < 100) then 
py = 10
Rdc = c a lc u la te r(p lu  p ie  py)
)
Vb = calculateV b(ple) 
y riteK R dc plu p ie  py Vb pf)
)
)
procedure(auResCB_y()
le t((R dc R pf pie plu py Vb)
R = evalstring(aelEvalExpr(cdfgD ata->r->value "f" n il) )  
plu = evalstring(cdfgD ata->lu->value) ♦ le6 
pie = eval8tring(cdfgD ata->le->value) ♦ le6
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pw = evalstring(cdfgData->w->value) ♦ le6
pf = round(evalstring(cdfgD ata->f->value) ♦ le -9 )
Rdc = calculateRdcCR pf)
i f (  (round(pw*10 - 1) < 100) then 
pw = 10
)
Rdc = calcu laterC plu  p ie pw)
Vb = calculateV b(ple) 
w riteK R dc plu pie pw Vb pf)
)
)
procedure (auResCB.oO 
l e t ( ( s  pw)
pw = evalstring(cdfgData->W “>value) «leO 
cond(
( !cdfgD ata->orient“>value
cdfgData->wEFF->value = s p r in tf (s  "*/,g" pw*lu) )
( cdfgData->orient->value
cdfgData->wEFF->value = s p r in tf (s  ''’/.g'' (pw-0.8)*lu) )
)
auResCB.wO
)
procedure( auLine_MharmPrim( netdpl)
l e t (  ( (fp  n e td p l“>fd) ( mapList netdpl->siin->propHapping) 
subíame pw zO zOO buf Keff erO e r l  Att res a lfa )
; ; ;  add to  node-mapping l i s t :  
ancAddToInstlameNapC netdpl )
sublzune = ancGetSimPropValue(netdpl mapList ’subíame) 
pw = le 6 * ev a ls trin g ( aelEvalExprC
ancGetSimPropValue (netdpl mapList ’width) *'f")) 
case( subíame 
( ••GaAs"
zO = 7.156906e-8*pw**4-4.604555e-5*pw**3 
+ 0 .011097*pw*»2-l. 332506*pw+120.004242 
erO = 4.913924e-5^pw + 5.683995e-3 
e r l  = 2 .363121»pw+*0.142442 + 2.900819 
res = lOe-3 
)
( ••m3"
zO = 7 . 156906e-8*pw+«4-4.604555e-5«pw**3 
+ 0 .011097+pw**2-l .332506*pw+120.004242 
erO = 4.913924e-5*pw + 5.683995e-3 
e r l  = 2 .363121*pw*+0.142442 + 2.900819 
res = lOe-3 
)
(  ••m2··
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zO = 5.524747e-8*p¥**4-3.631416e-5*pw**3
+ 9 .043643e-3*pw**2-1 .147796*p¥+l12.803788 
erO = 5 .721383e-ll*pw**3 - 8.245841e-8^pw**2 
+ 6.364327e-5*p¥ + 6.402617e-3 
e r i  = 3.665503e-8*pw**3 - 2 .081676e-5*p¥*»2 
+ 7.427148e-3*p¥ + 7.516266 
re s  = 55e-3 
)
)
a lfa  = 20^0.434294481»(((res/p¥)*le6)/(2*z0))
Att = sp rin tf(b u f "7,g" a lfa )  
zOO = sp rin tf(b u f "7,g" zO)
Keff = s t r c a t (  " ( ("  sprintfC buf "7g" erO) "♦F*le-9) 
+ " sprintfC buf "7.g'· e r l)  ”)" ) 
ancPrintfC fp " t r l  ") 
ancPrintTerminalsC netdpl ) 
ancPrintfC fp " Z=*/,s P7s K=7s A=7s" 
zOO
ansGetLibraPropValueC netdpl mapList ’length )
Keff
Att )
ancPrintfC fp " ;7,s\n" ancGetSimlnstlameC netdpl ) )
Appendix E
FINISHED LAYOUTS
The following figures are the layouts of the three amplifier that has been de­
signed. The first one has been sent to the May 1993 run of EUROCHIP, and 
received on September 1993. The other two were sent to the October 1993 run 
of EUROCHIP.
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